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The recent growth of the field of digi tal s ignal proce s s ing 
has spurred research into many new me thods of data handl ing. One of  
the top ics that has rece ived some attention during the pas t few years 
is the area of median filtering. Median filtering seems to be we l l  
sui ted t o  el iminat ing sp ike no ise  i n  communicat ions s ignal s and i s  
al so us ed i n  image proce s s ing t o  sharpen the outl ine of  a n  image . The 
bas i c  terminology used to de scribe the median filter ing proce s s  is  
given below . That sect ion is fo llow�d by a brief explanat ion of  the 
approach to median f i l tering us ed in this  project . 
1 - 1. De fini tions 
The concepts invo lved in median . filtering will be exp l a ine d in 
greater de tai l  in the l i terature review . At th is  po int the gene ral 
characteris t ics  of me di an fi lters will be pres ented . 
First , i t  should be made clear what is  meant by the term 
median .  To find the median of a set o f  numbers , the e lements o f  the 
set are compared and put into order from large s t  to smalle s t . ·The 
element that occupie s  the central locat ion in the ordered l i s t  is the 
median .  As an example , as sume that the median of  the set  [ 1' 7' 2' 8 ,  
5] is to be found . Ranking the numbers generates the ordered l i s t  [l' 
2 ,  5 ,  7 ,  8] . S ince the number 5 occup ies the central po s i t i on in the 
l i s t , i t  i s  the median value . 
Filte r ing can be thought of as the process of  performing an 
operati on on a s equence of  numbers to generate a new sequence . For 
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median f i l ters , the ope�ation in que s tion is  finding the median value 
of a set  of  s ampled data po ints that were pulled out o f  the data 
s tre am . Thi s  s e t  i s  called a window and the number of  po ints in the 
window de fines the window s ize . For example , as sume tha t  the sequence 
p - [1 ,  4 ,  9 ,  3 ,  2 ,  6 ,  5] 
is  to be filtered s tart ing from the firs t data po int . A window of  
s ize  1 would only include the first  data po int , [1] and the first  
output value would be 1 .  I f  a window of  s ize three were use d , the 
window would be [1 , 4 ,  9 ]  and the firs t output value woul d  be 4 .  
S imi larly , wi th a window s ize of  five , the window i s  [1 , 4 ,  9 ,  3 ,  2]  
and the firs t output value i s  3 .  Windows do not have to conta in an 
odd number of  data po ints . For an even s ized window the two central 
values are ave raged . 
After de termining the output of  the firs t window , i t  i s  
neces sary t o  decide where t o  pl ace the succeeding windows . · A common 
pract i ce is to s l ide the window over by· a fixed number o f  data po ints 
to ge t the next window . The number of  data po ints skipped oce r  i s  
arb i trary and depends on the appl ication . For thi s  proj e ct , the 
convent ion used was to s l ide the window over by one po int at a t ime . 
In e ffect , the o ldes t  data po int i s  replaced by the newe s t data po int 
after each s ample . A f i l ter of this type is  called a running median 




Figure 1 -1 shows the sequence P and also how the s equence 
would look after be ing fi l te red by a running me dian filte r  with a 
window s ize o f  three . Notice how the extr�me values are e l iminate d .  
This  demons trates the ab i l i ty of median filters t o  smoo th waveforms by 
suppress ing s pike no ise . 
The theory and characteri s t ics of median fi lters wi l l  be  
cove red in  more de tai l  in  the l i terature review chapter . 
1 - 2 . Scope Of This  Paper 
S ince the character i s t ics of  median filters have already been 
we l l  documented , th is  proj ect did not attempt to de lve more deeply 
into the theory of why median filters work . Ins tead , the focus was to 
try to de te rmine how we l l  a particular filter de s i gn could be made to 
work and whe ther us ing microprocessors for this task would be 
feasable . The ini t i al goal was to build a filter that could be used 
to fi lter a s peech s ignal . I t  was hoped that the filter would be 
capab le of  running at 20 KHz , whi ch would enable i t  to fi l ter mos t  
frequencies  i n  the human vocal range . 
Des ign of  a so ftware implementation o f  a filter began in the 
spring o f  1 9 8 5 . Analys i s  o f  the execution t ime s for the commands 
required indicated that an 808 5  running at 5 MHz and operating a 
fi l ter wi th a window s ize o f  five ( e ight b i t  data value s )  would run at 
an update rate of approximate ly 1 2 5  Hz . S ince this  was not ·even close 
to meet ing expectations , a new approach needed to be adopted .  










Figure 1 - 1 . Example Input Waveform and Fi ltered Wave form 
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des ign e ffort was undertaken . Four maj or elements of  the original 
des ign were changed cons iderably as the new fi lter was be ing de s igned .  
1 .  Filter ing in software was abandoned in favor o f  a 
hardware soluti on . The speed advantage of  hardware 
seemed to be more important than the flexib i l i ty 
o ffered by a s oftware de s i gn . 
2 .  Twe lve b i t  data values would be used in the new 
des ign . E ight b i t  resolut ion is  too coarse for many 
appl icat ions that would require median filtering . The 
availab i l i ty of  twelve b i t  converters also had a maj or 
impact on this deci s i on .  
3.  The window s ize of the filter was reduced from 
five to three . Th is reduce s the complexity of the 
logic required for s e lect ing the median . 
4 .  A fas ter , more powerful proces sor was used to 
improve the speed of the sys tem . 
Carry ing through the des i gn based upon the four cr iteria ab·ove forms 
the subj ect of this paper . Chapter 2 is  a review of l i ter ature that 
deals with median f i l tering . The theory that forms the bas i s  for the 
s tructure o f  the f i l ter circuit wi l l  be described in Chapter 3 .  The 
parts o f  the sys tem that became the median filter are describe d  in 
Chapter 4. The subj e ct o f  Chapter 5 is  the de s ign o f  the filter 
hardware us ing the equations derived in Chapter 3 .  The software 
required for the sys tem is  explained in Chapter 6 .  An evaluation o f  
the performance of  the filter and sugge st ions for further work i n  this  
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area are given in Chapter 7 .  
The sys tem descr ibed by this paper is  not a par t i cularly 
des irable solut ion for a practical median filter appl ica t i on s ince it  
is  des i gned for data acquis i tion ins tead of  be ing dedicated to a 
s ignal proce s s ing task . Hopefully, i t  wil l  serve as a s tart ing po int 
for a more focuss e d  proj ect in the future . 
CHAPTER 2 
LITERATURE REVI EW 
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Most of the articles  reviewed in thi s  chapter deal w i th median 
filtering of a one - dimens ional s ignal . However ,  there are a few 
references to two -dimens i onal filtering which is used in image 
proces s ing . As e ach arti c le i s  reviewed the names of the authors  wi l l  
be given followed b y  a number i n  brackets . The numbe r re fers to  the 
number of the entry found in the Re ference l is ting at the end o f  this 
paper . 
S ince me dian filter ing was firs t proposed by Tukey [1] in the 
early 1 9 7 0 ' s ,  several papers have been wr itten on the subjec t .  Part 
of the re ason for the inte rest in median fil tering was that a 
substitute for mean filter ing as a smoothing algorithm was des ired . 
The output of a me an filter i s  the average of the po ints with in the 
filter window . 
Much of the research in median filtering has been conduc ted 
unde r the guidance of Gal laghe r 
'at Purdue University. The findings of 
Gallagher and his assoc iates wi l l  be used to descr ibe the properties 
of median filters . Then alternate ways of s tudying median fi l ters 
wi ll be reviewed . The third maj or section of th is chap ter wi l l  deal 
with applications for median f i l ters. Finally , s ome algori thms for 
finding medians will  be discusse d .  
For a de finit ion of the median filter ing proce s s  a quotation 
r'rom Nodes and Gal laghe r [3 ] is presented: 
Median filtering is  a discrete t ime process in which a 
2N + 1 po ints wide window is  stepped across an input 
s ignal . At each s tep , the po ints ins ide the window 
are ranked according to the ir values , and the median 
value ( midpo int ) of  the ranked s e t  i s  taken as the 
output of the filter for each window pos ition . At 
both ends of  the s ignal , N endpo ints are appended to 
allow the fil ter to reach the edges of the the s ignal . 
The value of  the front endpo ints is  equal to the value 
of the firs t point of the s ignal , and the value of the 
rear endpo ints is equal to the las t  po int of the 
s ignal . 
Gallagher and Wise [2] de fined the input signal as a s amp l e d  and 
quant ized s i gnal of length L. Figure 2 - 1  illus trates the s e  concepts 
and shows how the output varies with di fferent window s iz e s . 
Gal laghe r and Wise invest igated the pas sband and s topband 
charac teris tics of median fi lters . Because a median f i l te r  i s  
nonl inear , i t  doe s  not have a bandwi dth in the sens e that l inear 
fil ters do . However ,  they found that there are four s i gnal 
charac teristics  that a median filter treats in a cons is tent manner .. 
The ir de fini tions for the se four charac ter istics are given next . In 
the de fini tions , mono tonic refers to a sequence in which all  of the 
elements are increas ing or all of the e lements are decreas ing . 
1 .  A c ons tant ne ighborhood is at leas t N + 1 
consecut ive identically valued po ints such that the 
cons tant ne ighborhoods and edge toge ther are monotone . 
2 .  An edge i s  a monotonic region between two 
cons tant ne i ghborhoods of di ffe rent value . The 
connecting monotonic region canno t contain any 
cons tant ne i ghborhood . 
3 .  An impuls e  i s  a cons tant ne ighborhood 
followed by at leas t one , but no more than N po ints 
which are then followed by another cons tant 
ne ighborhood having the same value as the firs t. 
cons tant ne ighborhood . The two boundary po ints o f  
these a t  mos t  N po ints do no t have the same value as 
the two cons tant ne ighborhoods . 
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Input signa I , " ( •) • 
Output signal, y I ( . ) , 
�·window size of 3 . (N•I) 
Output signal, y2(·), a window size of 5 (N•2) 
Output signa I, y ( . ) • 
a window size of 7 J (H• 3) 
Output s i gn·a 1 , yl(·), 
2nd pass 
a window size of . 7 {�·3) 
Fig. 2. Effects of window size on a median filtered signal. 
Figure 2 - 1 .  I l lus trat ion of median filter concep ts . 
Taken from Nodes and Gal lagher [3] page 740 . 
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4 .  An o s c i l lati-on is  a sequence of po ints 
which is no t part of a cons tant ne ighborhood , an edge , 
or an impuls e . 
Note that thes e  definit ions depend on the fil ter parameter , N .  A 
cons tant ne ighborhood for a filte r  wi th a small window s ize  c _ould be 
an impulse or an osc i llat ion for a filter with a larger window s ize . 
In an extreme example , al l s ignals are osc i llations to a f i lt e r  with 
an infini te window s ize.  
The s ignificance of thes e  de fini tions l ie s  in the fac t that 
repeated filtering removes impul ses and-osc il lations . Thi s  
1 0  
demons trates the ab i l i ty of median fi l tering t o  e l iminate sp ike no ise 
on a s ignal while maintaining trans it ions from one leve l to a nother . 
I f  the process  i s  repeated enough times , the output s i gnal wi l l  remain 
·unchanged and wi l l  contain only cons tant ne ighborhoods and e dge s . A 
s ignal that is  unchanged by ·median fi ltering is called a roo t  s i gnal. 
Gallagher and Wise de termine d that a s ignal can be trans formed into a 
root s ignal after (L - 2 )  1 2 or fewer passes through a median fi lter. 
Arce and Gal lagher [4] explored the conc ep t of root· s ignals in 
more dep th. Working at the b inary leve l · ( the input s ignal was l imited 
to values of 0 and 1 ) , they were able to divide a s ignal into root 
sections and non - root s e c tions . With a binary s ignal , root s e c t ions· 
are composed of  s trings of  zeros and ones which are longe r  than the 
value of N .  All o ther comb inations are non- root sections . For 
example , for N - 1 ,  the b inary s ignal 
00001 1010100001011610101000010 10101010 10101 1 1  
can be broken down into a root sect ion 
1 1  
000011 0000 11  0000 1 1 1  
and a non- roo t sect ion 
0101  10  010101 10101010101010 
Dur ing repeated f i l tering the root sec tion remains unchanged .  But as 
the non- roo t  sect ion is modified into a root sect ion i t  becomes 
1100 0 1  1 11000 0000000 1 1 1 1 1 1 1  
giving a f inal r o o t  s ignal of 
0000 111 10000000 1 1 1 1 11000000000000001 1 1 1 1 1 1 1 1 1  
The endpo ints of the non - root segments Become the s ame as the cons tant 
ne ighborhood that they border on . This proces s  is repeated unt i l  no 
more non - root sections remain . Arce and Gallagher also deve loped a 
s tate de scription o f  median filter ing . 
Nodes and Gallagher [3] went back to an analys i s  o f  me dian 
filtering itself . They approached median filter ing as a spec ial case 
of  an nth ranked order fil ter. Given a window of s ize f ive , a median 
filter will return the thi rd large s t  value . I t  i s  pos s ible to also  
have a fil ter wh ich would· return the large s t  value in the window . 
Likewise , a filter could return the smalles t  value or any value in 
be tween . In gene ral , an nth ranked order filter will re turn the nth 
large s t  value in a �indow . For a median filter , n is the median of  ·2N 
+ 1.  
The prope rties  o f  nth ranked order filters are s imi lar to  
those of  median fi l ters . Repeated filtering reduces the s ignal to a 
root pattern in al l cases . However ,  for non -median case s , the root 
s ignal is  a cons tant value . Node s and Gal lagher explored s ome 
recurs ive type filters which reduce a s ignal to a root s i gnal after 
one pas s . 
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In another paper , Nodes and Gal lagher [5] s tudied s ome 
charac teri s t ic s  of two - dimens ional median filters . They des c r ibed two 
pos s ible approaches to two - dimens ional filtering . The firs t i s  to use 
a two dimens ional figure ( for example , a box or a cross)  as  a 
sub s t i tute for a l inear window and find the median value c ontained · 
ins ide of the figure . Ano ther method i s  to filter each row and column 
separately us ing a one - dimens ional filter . This type o f  filter is  
called a · separable f i l ter and was the subj ect of the paper by Nodes 
and Gallagher . 
They found that , as with one - dimens ional filters , after 
repeated filtering a two - dimens ional s ignal wi ll be reduced to a root 
pattern , with s ome rare except ions . Dur ing the ir s tudy they 
discovered two types of po ints in a two - dimens ional roo t s i gnal . The 
first  i s  an invar iant po int which doe sn ' t  change during e i ther the 
hor izontal or vert ical pas s e s  of the filter . The second i s·a 
vibration po int wh ich i s  changed by the horizontal filter process but 
is changed back by the vertical pas s of the filter . 
The previous papers generally dealt with the filtering o f  
binary s ignals  - - s i gnals that had two values - - and assumed that the 
results  could be extended to mul t i - leveled s ignals . Fitch , C oyle , and 
Gallagher [6 ] explored a me thod called threshold decompos i t ion which 
breaks a mul t i - leve led s igrial into several binary s i gnal s .  They 
showed that i f  the b inary s ignals are median filtered and then 
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recomb ined the result is  the s ame as  median filtering the ori g inal 
s ignal . This me thod allows relat ively s imple binary proc e s s ing to 
replace the ranking and sorting required in mul t i - leve l filtering . A 
hardware de s ign would be rather s imple but it  cal ls for a VLS I 
implementation . 
A di fferent approach to analyz ing the characte r i s t ic s  o f  
median fil ters was taken b y  Bednar and Watt [7] . They chos e  to think 
of median filters as  a type of alpha - tr immed mean filte r . I n  an 
alpha - trimmed mean filter the input values are sorted , as with a 
median fi lter . Then a few extreme values are de l e ted from each end 
and the remaining value s are averaged . The number of values de leted 
is  proportional to the parame ter alpha which can take any value from 0 
to 0 . 5 .  When alpha equal s 0 no values are excluded so the re sul t is  a 
mean filter ( l inear smoother ) .  When alpha equals  0 . 5  only the median 
value remains and the re sult is a median filter . This shows that mean 
filte rs . and median filters can be thought of as extreme ends o f  the 
spectrum of alpha - trimmed mean fil ters . 
Bednar and Watt also discus s some of the tradeoffs invo lved 
wi th us ing mean or median fi l ters . They po int out that the mean i s  
usually eas ier t o  calculate , but i t  is  susceptible t o  spike no i s e . On 
the other hand , the median requires more computations , but the 
influence of sp ikes is e l iminated . 
Ye t another gene ral ization of median filtering i s  discus s ed by 
Bovik , Huang , and Munson [8] .  The ir approach i s  to show that mean ·and 
median filtering are spec i fic cases �f Order S tatis tic Filters ( OSF) . 
Htl TON M. BR,GGS liBRARY 
South Dakota State University 
. Brooking • SD 67007·1091 · 
Like the filters discus sed previous ly , an OSF begins by ranking the 
value s in the window . Then each value is  mult ipl ied by an arb i trary 
cons tant and the pr.oduc ts  are summed toge ther. For a median f i l ter , 
the median value i s  mul t ip l ied by 1. 0 and all other values are 
mul tip l ied by 0 . 0. In a mean filter , all of the variab l e s  are 
mul tiplied by (1 I Y) , whe re W i s  the s ize of  the window. Bovik , 
Huang , and Munson use a s tat i s tical analys i s  to find opt imal 
coefficients for an OSF to improve on the performance of median and 
mean filters in many app l icat ions. 
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A furthe r analys i s  of median and median type f i l ters was 
perfo rmed by Maragos and S chafer [3 2]. They show that o rder s tati s t ic 
f i l ters can be analyzed as a subclass of morphological fi l ters.  
Morpho logy use s  s e t  theo ry to explain the operation of  f i l te r s .  They 
showed that median f i l te rs , order s tat i s t i c  filters , and s tacking 
filters are all spe c i al cases of a gene ral non- l inear f i l te r  class  
because . they can be analyzed us ing thre shold decompos i t ion . 
One type of  modificat ion to the median filter c oncept has been 
to str ing a series  of Fini te Impulse Response ( FIR) filters toge ther 
and use the i r  outputs as inputs to a median filter. He inonen and 
Neuvo [17] developed thi s  type o f  filte r  in an attempt to comb ine the 
computational ease o f  a linear filte r  with the sp ike suppre s s i on and 
edge preservat ion o f  median filters. They were able to extract roo t 
s ignals that were very s imilar to thos e  of  median filters wi th les s  
computation. 
Much o f  the dis cus s ion thi s  far has dealt wi th f inding roots 
1 5  
of  an input s i gnal . Finding roots quickly is important because 
get ting r i d  of  osci llat ions i s  one of  the reasons for us ing median 
fi l te rs . I t  was discussed earl ier that repeated filtering o f  a finite 
length s ignal wil l  eventual ly re sul t in a root s i gnal . Howeve r , an 
infini tely long s i gnal is not guaranteed to converge on a root s ignal 
that does not contain oscillations . Repeated fil tering can result in 
a s ignal that contains o s ci l lations which can not be removed because 
there is no edge for the filter to lock onto . As tola , He inonen , and 
Neuvo [33] inve s t igated the occurence of oscillat ions in infinitely 
long root s ignals in both one and two dimens ions . They discovered 
that us ing an FIR -Median filter comb ination is less  susceptib l e  to 
oscil latory roo ts than a s tandard median fil ter . 
S tatist ical analys is of  the characte ristics of median f i l ters 
has been undertaken by Ataman , Aatre , and Wong [9] ,  Kuhlmann and Wise 
[10 ] , and Bovik [34] .  They have analyzed the di s tr ibut ions o f  s i gnals 
with and wi thout no ise pre sent to explain the ab i l i.ty of  median 
fi lters · to preserve edges and suppre ss impul s ive no is e . This tends to 
give median filters low pass character ist ics becaus e the spike s , . which 
contain high frequency components ,  are e l iminated .  Bovik inve s t igate� 
the occurrence of  s treaks in median filtered images whi ch are caused 
by the cons tant ne ighborhoods and edges produced by the f i l te r . He 
sugge s ted that the way to remove the s treaks is  to use some l inear 
fi l ter in combination with a median filter or  to use a variation of 
the Order Statis tic Filte rs . 
Early appl ications of  the median fi l ter were in the area of 
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speech process ing . Rabiner , Sambur , and Schmidt [11] use d  a median 
fi l ter comb ined with a l inear smoother to fil ter speech s ignal s . They 
discovered that the comb inat ion usual ly worked better than the l inear 
filte r  alone . In general , the filter preserved sharp di s cont�nuities 
which were of long durat i on , it  smoothed out roughnes s  due to 
measurement , and el iminated spikes . 
Jayant [1 2] use d  median filte ring to attempt to diminish the 
effects of transmis s ion e rrors on a speech s ignal . He compared the 
median filter ' s  output with that of a mean filter and al s o  with no 
filter ing . _ He conc luded that filtering of some type was de finitely 
helpful . In most  cases median and mean fil tering performe d equal ly 
we ll . When errors were c lus tered , however , the mean filter s e emed to 
outperform the median f i l ter . 
Steele and Goodman [13] used a median filter to smooth out 
data errors in a Pulse Coded Modulat ion system . They us e d  two me thods 
to de tec t transmi s s ion e rrors and then used the median f i l te r  ( i f 
errors were de tec ted) . S ince the main emphas i s  of the paper was to 
compare the e ffectivene s s  of the two form� of error correc tion , the 
performance of the median filter was not discus sed o ther than t o  note 
that it improved the s ignal to no ise ratio relative to a non - f i l tered 
system . 
Another appl icat ion of the median filter was us ed b y  Labat� 
Niederj ohn , and Krubsack [1 8] in a s tudy to find the fundamental 
frequency of  a speech s i gnal. Again , the focus of the res e arch was on 
another top ic , but they did conc lude that the median fi l te r  reduc ed 
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the e rrors i n  the me asured pi tch fre quency . 
s.everal algo r i thms for imp lement ing a median f i l te r  in 
so ftware have been presented . They all are dependent on us ing a 
ma inframe computer o r  minicomputer in order to achieve the speeds 
nece s sary for real - time proce s s ing . Ataman , Aatre , and Wong [14] 
developed an algori thm whi ch use s  a radix me thod to compute the median 
b i t  by b i t . I f  higher speed i s  more des irable than accuracy i t  i s  
only ne ces sary t o  compute the values of  the mos t  s ignificant b i ts and 
ignore some of the least s igni ficant b i ts. 
Huang , Yang , and Tang [1 5 ]  concentrated on finding an 
algor ithm specifically for two - dimens ional filtering. The ir proce s s  
involves s l iding a rectangular window acros s  an image and compar ing 
the new co lumn values with the column value s be ing replaced . The 
median value is then computed wi thout having to sort out al l o f  the 
values in the window. 
Rao and Rao [16] made s ome modificat ions tq the scheme of  
Ataman , · Aatre , and Wong to  reduce the computat ions required and make 
the program fas ter . The i r  method uses a variation of thre shol d  
decompos ition to generate an m- array which show how many numbers i n  
the window are larger than any value that the numbers can have . The 
median is found by locating the element of the m- array which has a 
value e qual to the fi l ter parameter, N .  
A VLS I implementation o f  a median filter was des igned b y  
Oflazer [31 ] . The s ingle chip f i l ter handle s  e ight b i t  data values , 
has a window s ize o f  five , and has a clock speed of  10 MHz . Oflaze r 
18 
used comparison and swapp ing networks at the bit  level in the design . 
He concluded that l arge window · s izes we re not pract ical for h i s  
approach al though i t  worked very we l l  for small window s izes.  Oflazer 
us ed comb inat ions o f  the fil te r  to perform two - dimens ional f i lter ing , 
as well.  
CHAPTER 3 
HARDWARE DES IGN THEORY 
In Chap ter 1 the discus s ion centered around the general 
concepts behind the approach to median filtering adopted for this 
proj ec t . This  chapter will  go into more de tail about the p l an of  
attack for the de s ign of  the median fi lter circui t .  
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Firs t , a few concepts need to be reviewed . The f i l te r  will  be 
a running median type with a window s ize of three . In general , the 
me thod us ed to find a median from a l is t  of numbers is to sort them 
and then p ick the number in the middle pos it ion. The proce s s  o f  
sort ing require s that the numbers i n  the l i s t  b e  compared with each 
other so that they can be arranged in order . However , the proce s s  of 
ordering is no t absolute ly necessary to fi�d the median making the 
compari sons between the numbers is the important s tep. There fore , if 
a way can be found to compare the magnitude s of the numbers in the 
array - - and then use this info rmat ion to select the median value 
then much of the e ffort that is part of the sorting proce s s  could be 
eliminated . 
An approach o f  this nature sugges ts the us e of  the fol l owing 
de finit ions whi ch wil l  be used to explain the concept in more de tai l: 
A the mos t  recently entered input data po int 
B the previous ly entered data po int 
C the olde s t  data po int 
X -- the relationship between A and B :  
1 i f  A>- B 
0 i f  A < B 
Y- the re lationship be tween A and C :  
1 i f  A>- c 
0 if A< c 
z-- the relationship between B and C: 
1 i f  B >- c 
0 i f  B < c 
so� 1 if A is the median 
0 o therwi s e  
S l- 1 if B is  the median 
0 otherwise 
S 2  -- 1 if C is the median 
0 otherwi s e  
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Determining the logic  required to find the median is a two s tep 
proce ss.  The firs t s tep i s  to compare the value s of A ,  B ,  and C to 
find the value s  of X ,  Y ,  and Z .  This resul ts in a digital 
repre sentation of  the re lat ionships between the variab l e s .  Then X ,  Y ,  
and Z are us ed to find SO , S l , and S 2. 
To get a good i dea of how A ,  B ,  and C relate to X ,  Y ,  and Z a 
truth table was created (see Table 3 - 1 ) . I t  was made by putt ing down 
the s ix comb inat ions ( 3! - 6 )  in which A ,  B ,  and C can occur when they 
are ranked from largest  to smal lest . The corresponding value s of X ,  
Y, and Z are put on the right s ide o f  the table. 
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Larges t  Median Smal le s t  X y z 
A B c 1 1 1 
A c B 1 1 0 
B A c 0 1 1 
B c A 0 0 1 
c A B 1 0 0 
c B A 0 0 0 
TABLE 3 - 1  
These s ix comb inations o f  X ,  Y ,  and Z can be put in a truth 
table ( Table 3 - 2 )  which shows the ir relationship with SO , S l , and S 2 . 
There are e i ght poss ibl e  comb inat ions of  value s for X ,  Y ,  and Z but 
only the s ix defined by the entr ies of Table 3 - 1  will  actual l y  exi s t  
i n  the filter hardware . This means that two rows in Table 3 - 2  w i l l . be 
unde fined. These are des ignated by a dash ( - )  whic� indicates that i t  
doe sn ' t  matter wh ich values are i n  thes e  pos i t ions . 
X y z so Sl S2  
0 0 0 0 1 0 
0 0 1 0 0 1 
0 1 0 
0 1 1 1 0 0 
1 0 0 1 0 0 
1 0 1 
1 1 0 0 0 1 
1 1 1 0 1 0 
TABLE 3 - 2  
Karnaugh map s can be used at thi s  point to get a boolean exp re s s ion 
for each o f  the S variable s i n  terms of X ,  Y, and Z .  The re sult ing 
equati ons are : 
SO - X/ XOR Y/ 
S l  X XOR Z/ 
S 2  Y /  XOR Z/ 
The s l ash (/) i s  used to represent the NOT operation and XOR s tands 
for the EXCLUS IVE OR func t ion . 
Fortunately , the equations turned out to be rather s imple so 
that a hardware implementation i s  eas ily done . Thes e  equa t i ons 
represent the logic used in the median filter hardware whi ch i s  
explained i n  de ta il in Chapter 5 .  
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CHAPTER 4 
MI CROPROCES SOR SYSTEM DES IGN 
The intent o f  this proj ect was to devote mos t  o f  the de s ign 
t ime to the c ircui t which actually did the median filtering . 
Therefore , exi s t i ng commerc i al hardware was used to perfo rm the data 
acqu�s i t ion and the proces s ing nece s sary to interface to the fi l ter 
circuit. Luckily ,  a set of  Mult ibus cards was avai lab l e  for 
as sembling the m icroproces sor sys tem . For an explanat ion of  the 
Mult ibus arch i tecture see Appendix B .  
4 - 1 .  S ys tem Arch i tec ture 
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There are three main board leve l components i n  the Mult ibus 
system used fo r-the median fi l ter (s ee Figure 4 - 1  for a s ys tem 
diagram) . The proces s or  board i s  an Inte l SBC 8 6/05A which i s  built 
around an 8 0 8 6  running at 8 MHz with 16K of s tatic RAM . Paral l e l  I/0 
is handled by the Nat ional Semiconduc tor BLC - 519 . The I nte l SBX 3 1 1  
module i s  plugged into a n  SBX connec tor on the 8 6 /05A to· provide . 
analog to digi tal (A/D) convers ion . The feature s of these  boards will 
be di scussed in greater de tai l  i n  the chapter on s oftware . 
The filte r  c ircui try i s  connected to the proce s sor sub s ys tem 
by two 50  pin r ibbon cab l e s  c oming o ff of  the paral lel  I /0 board . A 
separate 5 vol t  supp ly i s  used to power the chips in the filter 
c ircui t . 
I n - Circui t - Emulat ion capab i l ity and disk s torage are provided 
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Figure 4 - 1 . Median Filter System Diagram 
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b y  the S ophia Sys tems ' SA- 710M . The probe of the SA- 710M p lugs into 
the socket on the 8 6/0 SA board that normally contains the 8 0 8 6 . Thi s  
allows the SA- 7 10M t o  control the processor func tions of  the s ys tem . 
The s o ftware tha t  handles the median filtering i s  s tored on the 
SA - 7 10M ' s 8 inch floppy disk . After the program is cop ied into the 
sys tem memory i t s  execut i on is  controlled by the Debug Moni tor program 
that runs on the SA-710M . As the !ilter program i s  run the input and 
output data are s tored in the sys tem memory . They can be trans ferred 
to the floppy disk after the filtering process is  comple te . 
Swi tch SWl i s  a momentary s ingle
. pole - s ingle throw swi tch 
which is t ied to Input 0 of the interrupt controller on the 8 6/0 SA 
card . Flipp ing the swi tch al lows filter ing to begin after the s ys tem 
has been ini tialized . 
The S ignal Generator repre sents any Analog wave form that needs 
to be filte red . When the filter needs a new input value it reads 
Channe l 0 of the A/D converter to ge t the current v�lue of the S ignal 
Generator ' s  output . 
As s embly and tes t  procedures for the filter s ys tem will qe 
de scribed in the next sect ion . 
4 - 2 .  Tes t  Plan 
I t  was brie fly ment ioned in Chapter 1 that thi s  p roj e c t  had no 
direct applicat i on . The refore the emphas i s  was given to j us t  ge tting 
the filter to operate correctly .  The data acquis i t ion feature s we re 
use d  pr imar i ly to ver i fy that the filter performed its  func t ions 
correctly . No data analys is  was planned or performed . 
The bas ic Mul t ibus s ys tem had been used to contro l the 
operation of a tes t  s tand at FMC Corporation (the autho r ' s employer) 
and only needed minor al terations to be adapted to the median filter 
configuration . The b igge s t  change was in the configuration of the 
BLC - 5 1 9  board which i s  discussed in detail in Appendix C .  
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The f i l ter c ircuit was cons tructed o n  a STD protot yp ing board 
purchased at Radio Shack. Components were connected together by 
wire -wrapp ing and soldering . As each section of the f i l te r  was 
comple ted it was checked out by us ing the SA - 710M to generate the 
re quired pul ses  and us ing a logic analyzer to veri fy that the correct 
re spons es were generated .  When necessary , the c ircui t  was r e des igned 
to e l iminate unfore s een s ide e ffects and to correct e rror s  in the 
original de s ign . 
Timing te s ts we re made at a s ampl ing rate of 100 Hz a fter all 
of the components were de te rmined to be in working orde r . Based upon 
the se te.sts , the s amp l ing rate was inc reased to 3000 Hz . Then a 
s ingle te s t  run was conduc ted to ver ify that the filte r  would operate 
at this  speed . 
The veri ficat ion procedure is  a mul tiple s tep pro c e s s .  After 
a tes t  run is comp l e te d  the proces sor program execution is hal ted . 
Then the data i s  trans ferred from the microprocessor ' s  memory to the 
SA- 710M ' s  floppy disk . S tep two is to trans fer the data from the disk 
to an Inte l microproce s s o r  deve lopment s tation .  A t  FMC the Inte l 
sys tem is  connec ted to the VAX minicomputer sys tem . There fore , s tep 
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three i s  t o  make the trans fer t o  the VAX . One of the programs o n  the 
VAX is called MATRIX - X  which i s  used to analyze and display data . To 
get the data into a form that MATRIX- X  c an use the file mus t be pas sed 
through a trans lator program . This is s tep four . 
MATRIX -X w i l l  perform analys i s  us ing rout ines wri tten in 
FORTRAN . Appendix D conta ins a FORTRAN rout ine that s imulate s a 
median fil ter . After the data has been transferred to the VAX the 
input data can be put through the FORTRAN routine and compared to the 
ac tual filter output to ver i fy that it operated corre c t l y .  The 
resul ts of all o f  these te s ts are given in Chapter 7 .  
Now that the overall system has been explained , the de tai l s  of 
the hardware and s oftware des igns wi l l  be covered in the next two 
chap ters . 
CHAPTER 5 
CIRCUIT DES IGN 
There are five maj or  functional b locks in the median filter 
c ircuit . Sheet 1 of  the schemat ics contains an upper level b lo ck 
diagram of  the s ys tem . The schematics c an be found in Appendix E .  
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The microprocessor i s  interfaced to the c ircuit through the 
paral lel ports on the BLC - 5 1 9  board . I t  is  through this interface 
that the processor s ends a timing pulse and the most  recent l y  entered 
data po int (XO - Xl l )  to the filter . 
The Timing c i rcui t rece ives the timing pulse and sends out 
three s i gnal s  which control the operations of the Shi ft Re g i s te r  
ne twork. When the MODE s ignal is  low ,  shi ftimg of the data i s  
enab led . Paral l e l  loading o f  data is enab led when MODE is h i gh .  
CLOCK! i s  a sequence of  twe lve pulses which trigger the shi ft o f  data 
in the shi ft regis ters . CLOCK2 is  a s ingle pulse  which caus es  the 
shift re gi s ter to perform a parallel load . 
There are three banks of Shift Registers to s tore the thr�e 
late s t  data po ints entere d into the fil ter (bank A is the newe s t , bank 
C i s the oldest ) .  At the s tart of the cycle the contents o f  the 
registers are shifted so that the contents of bank A go to b ank B ,  the 
contents of bank B go to bank C ,  and the contents of bank C are dumped 
out .  Then a paral l e l  load i s  performed which moves XO - Xll to bank 
A. 
· The Comparator c i rcui t  reads the values of banks A ,  B ,  . and C 
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and de termine s  which o f  the se i s  the median value . Then SO , S l ,  or S 2  
i s  set  t o  i ndicate t o  the buffer c ircui t which one i s  the median . 
The outputs of  regis ters A ,  B ,  and C are tied to the buffer 
c ircui ts . Lines S O  - S 2  enable the outputs o f  the buffer which 
contains the median value . Thi s  value i s  read by the proce s sor at a 
parallel port on line s  MO - Mll . 
5 - l .  Microprocessor Inte rface 
The conne c t ions to the BLC -5 19 are through two 50 p i n  
connec tors labeled J l  and J 2  ( see Sheet 2 of the s chematic s ) .  J l  i s  
the trans fe r path for X ( twe lve b i ts )  and for the t iming pulse . 
Another line on J l  i s  used for a watchdog pulse to moni tor the t iming 
of the filter rout i ne . This line i s  toggled high when the proc e s s or 
enters the filter rout ine and i s  held low otherwise . The output o f  the 
filter , M ,  is sent to the microproce s s or on connector J 2 . 
5-2 .  Shi ft Regis ters 
The shi ft reg i s ters are used to s tore the data values use d  by 
the filter .  74LS 9 5 s  were used because:  
1 .  The outputs can be latched s o  that they can be 
read by the comparator and buffer circuits . 
2 . . They allow parallel loading of  data . Thi s  allows 
the shift reg i s ters to be connected direc tly to the 
output of the parallel ports on the BLC - 519  card . 
The 74LS 9 5 i s  a four b i t  shift regi s ter ·so  it  takes nine of  them to 
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s tore all  three of the twe lve bit data values . They are cascaded to 
allow data to flow from one to the next ( see Sheet 8 ) . The path from 
regi s ter A to regi s te r  B is through serial l ine B ( S ERB) and the path 
form regis ter B to regis ter C i s through serial l ine C ( S ERC) . Data 
that i s  shifted out of  regis ter C is l o s t  because it is no longer 
needed by . the filte r . 
Sheet 9 shows how the components of  register A are wi red . The 
paral lel  outputs o f  each chip carry the value of  A to the c omparators 
and the A buffer . QA of  Ul9  i s  the mos t  s ignificant b i t  (Al l )  and QD 
of U2 1 i s  the leas t s i gnificant b i t  (AO) . QD of each chip i s  t ied to 
the ser ial input ( SER) o f  the next reg i s ter to provide the path for 
trans ferring data to the next chip . QD of  U2 1 is  conne c ted to ser ial 
l ine B ( SERB) which i s  the data path for shi ft ing to reg i s te r  B .  The 
serial input to Ul 9 i s  tied to ground so that zeros are loaded i nto 
the regi s ters during a sh ift . 
Bringing the MODE l ine low enables the registers to perform a 
left shi ft ( le ft i s  de fined as be ing from QA to QB , e tc . ) . See  the 
timing wave form diagram in Figure 5 - l  for ·the re lationship b e tween the 
t iming s i gnals . Data i s  shi fted when a negative trans i t i on i s  
detected a t  the CLKl input . Twelve pul s e s  are needed to shi ft the 
twe lve b i ts of data from regis ter A through S ERB to regi s te r  B .  
After shi fting i s  complete the MODE l ine is brought h i gh to 
enable parallel loading by the regis ters . When a negative trans i t ion 
is  de tected at the CLK2 input the data value of  X wi ll .be loade d into 
the three chips . Pin A o f  Ul9 is  the mos t  s ignificant b i t  (Xll) and 
. I TDIDi �� I �·Jt·� L�"' 
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pin D o f  U21 is  the leas t s i gnificant b i t  (XO) . The end resul t i s  
that X become s the new value o f  A .  
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There are three di fferences between the c ircuit for reg i s ter B 
(She et  1 0 )  and the c ircui t for register A. Firs t , the MODE and CLK2 
l ine s are grounded because there is  no paralle l  loading o f  data at 
register B. Wiring thes e  l ines to ground s till allows shi ft ing to 
occur . Second, because they are not used , the paralle l  inputs are 
grounded to he lp prevent no ise problems . Finally , the data i nput to 
the circuit is through S ERB and the output is through S ERC . 
The .c ircuit for regis ter C (Shee t  11) is ident ical to that of 
regis ter B except that the re is no serial output line . As ment ioned 
earl ier , data that is shi fted out of register C is los t . 
S - 3 .  Timing C ircui try 
This i s  the sect ion that generate s the waveforms. used b y  the 
shift regis ters as they shuffle the data value s around. She e t  3 shows 
the three main func tional sections of the timing c ircuit. 
The t imi ng pul s e  from the microprocessor is  rece ived by a bank 
of one shots. They are set up so  that ini tially the MODE l ine is 
brought low and the CLOCK ENABLE and COUNTER RES ET l ines are h i gh. 
CLOCK ENABLE allows CLOCKl to s tart i ts sequence of twe lve pul s e s  to 
the shi ft regi s ters . 
CLOCKl i s  al s o  s ent to the counter ne twork . After twelve 
pulses have occurred a CUTOFF s ignal is  sent to the one shot c ircuit. 
Thi s  causes the CLOCK ENABLE line to go low so that no more clock 
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pulses will b e  s e nt t o  the shift regis ters . A t  the s ame t ime , MODE i s  
pulled high .  When both MODE and COUNTER RESET are high , the c ounter 
value returns to zero so  that it i s  ready for the next series  of 
pulses  form CLOCKl . The CUTOFF s ignal also triggers the puls e  on the 
CLOCK2 l ine . 
5 - 4 .  One Sho t C i rcui t 
The one shot c i rcui t is  shown in Sheet 4 .  The 74LS 1 2 3  i s  a 
package that contains two one sho ts on one chip . When tr iggered , the 
one sho t outputs a pair of complementary pulses on lines Q and Q/ . 
The pulse width is determined by the values of the external capac i tor 
and res is tor . The A i nput is ac tive low , wh ich means that the puls e 
is  triggered on a negative trans i t ion at line A while the B input is  
ac tive high .  Wheneve r the Clear input is low , Q is  pulled l ow and Q/ 
is pul led high .  
Chip UlA rece ives its  input direc tly from the microproce s s or 
interface . S i nce this  is a high level pulse , input B needs to be 
used .  The output o f  UlA i s  the source o f  the COUNTER RES ET pulse · and 
the trigger ing pulse for UlB . These are also high level puls es s o  Q 
is used as the output . The t iming constraints on this one sho t are 
that the output pulse needs to be high until the MODE line has 
returned to a high l evel to be sure that the counter is rese t . Th i s  
happens after twelve pulse s  have been generated on the CLOCKl line . 
The clock is  runing at 4 MHz so  twe lve puls es las t for a to tal o f  3 
microseconds .  To provide a safe ty margin , the de s i gn is based - on a 
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pulse  width of S microseconds . Timing component value s are t aken from 
a table on page S - 20 3  in the 1 9 8 6  S igne tics TTL Data Manual . The 
actual measured pulse width turned out to be 7 . 4 microseconds . 
The CLOCK ENABLE s i gnal and the triggering pulse  for .U2A are 
high leve l pul s e s  so they are generated by the Q output of UlB . MODE 
is  a low leve l pulse  that is  taken from the Q/ output . The t iming 
res is tor and capac itor were chos en to generate a pulse  width o f  4 
microseconds . This  is  to make sure that the pulse  is ac t ive through 
all twe lve pulses  of  CLOCK! . At that po int , UlB will be c leared by 
the CUTOFF s ignal . 
Because the MODE l ine i s  tied to one of  the re s e t  p ins o f  the 
counter ,  s ome thing mus t be done to make sure that MODE has gone low 
before the c lock s tarts s ending pulses  to the counter . Thi s  i s  done 
by inserting two inverters (U6E and U6D )  into the CLOCK ENABLE l ine to 
provide a propagation de lay . 
CLOCK2 is  generated by ch ip U2A . I t  is  triggered by the 
fal l ing edge of the CLOCK ENABLE pulse . The duration o f  the pul se  is  
des igned to be  O . S  microseconds . The actual measured pulse  width ·Was 
0 . 8 8 microseconds . 
S - S . Clock Generator C i rcuit 
Fo llowing the path of the CLOCK ENABLE l ine leads to the 
c ircuit shown in Sheet S .  Chip U4A is a two input NAND gate  that has 
the puls e s tream from the c lock c ircuit at one input and the CLOCK 
ENABLE l ine at the other input . USA and USB are inserted to provide a 
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p ropagat ion de lay t o  make sure that the counter has had t ime t o  res e t  
before i t  s tarts counting . The inverter , U6F , makes CLOCKl a series  
of act ive high pulses . 
The c lock c ircuit i ts e l f  i s  shown on Sheet 6 .  The c i rcui t  i s  
taken from the book " How T o  Build Your Own Z 8 0  Computer "  b y  S teve 
C iarc ia . The output i s  a continuous 4 MHz pulse stream . 
5 - 6 . Counter C ircuit 
The counter c ircui t , shown on Sheet 7 ,  has the purp o s e  of 
shutt ing down the ent ire t iming c ircuit when CLOCKl has puls e d  twelve 
t ime s . The counter is  a 74LS 9 3 , which is a four b i t  b inary counter . 
To enable four b i t  operation , the leas t  s ignificant b i t  of  the 
counter , QA , is t ied to the B input . This allows it to count from 0 
to 1 5  ( 1 1 1 1  in b inary ) and then roll over and s tart again . S ince it  
only needs to count up to  twe lve , a me thod of res e tting the counter is 
neces s ary . This i s  provided by the MODE and COUNTER· RESET l ine s wh ich 
are connected to the two reset p ins on the counter .  When these two 
l ines are both high the counte r  value re turns to zero . 
Now that the res e t  mechanism has been discus s ed , i t  i s  t ime to . 
show how the counter c ircui t knows when to s top counting . CLOCK! i s  
fed into the A input of the counter which is  incremented at the 
trail ing edge of each pulse . At the _output end , QD i s  the mos t 
s i gnificant b i t  of the output and QA is  the least s igni ficant b i t . In 
a binary count sequence , the representat ion of twelve ( 11 0 0 )  happens 
to be the firs t time that QD and QC are equal to one at the s ame t ime . 
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To  tri gger the CUTOFF s i gnal i t  is  only neces sary to  count unti l  QD 
and QC are both at a high leve l . The inputs of the NAND gate , U4B , 
are tied to QD and QC so that the gate will output a low value when 
this  happens . This  switch from a high to a low leve l at the ouput of 
the NAND gate will trigge r the one shot , U2B , and generate the CUTOFF 
s ignal . 
The AND gate , USC , i s  another propagat ion de lay devi c e . I t  is 
inserted to prevent the CUTOFF s ignal from be ing generated by the 
trans i t ion from the count of s even to the count of e ight . When the 
counter swi tche s from s even ( 01 1 1 )  to e i ght ( 1000 ) i t  is  pos s ible , 
though unl ike ly , that QD will become a one be fore QC become s a zero . 
I f  thi s  condit ion occurred , the CUTOFF s i gnal would be sent four 
counts too early and the data in the shi ft regi s ters would become 
garbage . The AND gate is  wired as a buffer so that it  holds the zero 
value from QD at the input of the NAND gate unt il it is  certain that 
QC has had a chance to go low . 
5 - 7 .  Comparator Ne twork 
The c ircui try discus sed up unti l  now has had the purpose of 
s toring and updat ing the value s that make up the window use d  by the 
fi lter . The actual se lection of the median is  done by the c omparator 
c ircui t .  
Sheet 1 2  shows the block diagram of the comparator ne twork . 
The values  of A and B are fed into Comparator 1 which o�tputs the 
value s of X and X/ , where :  
X 1 ,  if  A > B or A - B 
0 ,  if  A < B 
X/ - 0 ,  if  A > B or  A - B 
1 ,  if  A < B .  
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I n  the s ame way , Comparator 2 takes the values of A and C and outputs 
Y/ , where : 
Y/ 0 ,  if A > C or A - C 
1 ,  if A < c .  
Likewise , Comparator 3 takes the value s of B and C and outputs Z/ , 
where : 
Z/ - 0 ,  i f  B > C or B - C 
1 ,  i f  B < C .  
The se  value s are fed into a logic c i rcuit  wh ich de termine s which value 
i s  the median . The resul t  is _ indicated by which of  the output l ine s 
goe s high .  I f  A i s  the median , SO  goe s high .  I f  B i s  the median , S l  
goe s high .  Final ly , i f  C i s  the median , S 2  goes  high .  The s e  l ine s 
are attached to the output buffers and select which value i s  re turne d 
to the mic roproces s or . 
The c ircuit for Comparator 1 can be seen on Shee t  1 3 . I t  i s  a 
modi ficat ion of a 24 - b i t  comparator circui t found on page 5 - 12 7  o f  the 
S igne t ics  TTL Data Manual . The Exc lus ive - OR gate is added s o  that X 
is  high when A > B and when A - B .  X/ is  tied directly to the A < B 
l ine o f  UlO . Comparators 2 and 3 are identical ( s ee Sheets 14 . and 1 5 ) _ 
except for the output . Becaus e only Y/ and Z/ are needed by the logic 
c ircui t ,  the Exc lus ive - OR gates are no t inc luded .  
Selection of  the median value is  performed by the logic 
c i rcuit shown in She e t  16 . The three Exc lus ive - OR gates are an 
implementat ion of  the following equations : 
S O  X/ XOR Y/ 
S l  X XOR Z/ 
S 2  Y/ XOR Z/ 
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These · three l ine s are used to s e lect the proper buffer t o  transmi t  the 
median value to the microproces sor . 
5 - 8 . Buffe r Ne twork 
The las t maj or sec tion of the filter c i rcui t i s  the Buffer 
Network ( the b lock diagram is shown on Sheet 17 ) . There are three 
sets o f  buffers  which are each connected to the output o f  a shi ft 
regis ter . Each buffer also  has one of the selec t l ines ( SO ,  S l , and 
S2 ) t ied to i t  for a buffe r enable . The buffer outputs are t r i - s tated 
so that they can be t ied together at the microprocessor paral l e l  port . 
The se lected buffer wi l l  dr ive l ine s MO - Mll to the value s found at 
its input l ine s while the outputs of the non - se lected buffers w i l l  
float at that s ame value . 
Sheet  18  shows the c ircuit for Buffer A .  The chips use d  are 
74LS 1 2 6 s , which are quad tri - s tate buffers . When the buffer i s  
enabled the output i s  the s ame as the input , o therwis e the output 
floats to the leve l driven by an ac tive buffer . The c ircu i t s  for 
Buffers B and C are ident ical to the c i rcui t for Buffer A ,  except that 
the names have been changed to the ir appropriate values . 
CHAPTER 6 
SOFTWARE DES IGN 
The following discus s ion des cribes how the so ftware for the 
fi lter control sys tem is organized and how it performs i t s  spe c ific 
func tions . An overview of the s tructure of the pro gram is  presented 
first .. Then a de tailed descript ion of the program is given . Thi s  
will include an explanation o f  how mos t  o f  the components of  the 
microproce s sor sys tem funct ion and how they are programmed . 
6 - 1. Program S truc ture 
39  
The sys tem s o ftware has the following three dut ies to perform . 
First , it  has to ini tial ize the hardware and software before any 
filter ing can take p lace . I ts s econd task is  to send data and control 
s ignals to the filter c ircuit at a cons tant update rate . · Final ly , the 
input and output data po ints of  the filter are s tored in memory s o  
that they can be analyzed later t o  verify that the filter  worked 
correc tly . To perform these functions , a program s tructure was 
adopted that i s  an adaptation of a type known as an Execut ive Loop . 
One of  the key features of  the Executive Loop s tructure i s  
that background admin i s trative tasks are put into a loop that runs 
continuous ly . Time c r i t ical c alculations are handled through 
interrupt routines that can re spond immediate ly to the event that 
triggers them . After an interrup t  rout ine has completed i t s  task the 
program goe s back into the loop and runs the background rout ines unt i l  
the next interrupt occurs . W i th a few modifications , thi s  i s  the 
struc ture of the median filter  software . 
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The modi ficat ions are necess ary if the program i s  to perform 
the three duti e s  spec i fied at the beginning of  thi s  s e c t ion . 
Initial ization tasks only nee d  to be performed once at the beginnng of 
the program , s o  the se  tasks are run before the program enters the 
loop . The o ther tasks , f i l te r  control and data s torage , are b o th time 
crit ical tasks which have been incorporated into interrup t rout ine s so 
there real ly are no background tasks for the microproce s s or to 
perform . Therefore , the program ' s loop is empty . The fil ter c ontro l . 
and data handl ing rout ine s  are put into an interrup t rout ine wh ich is  
triggered by a programmable counter at a fixed rate . 
The program is  wr itten in a language called PL/M - 8 6 , wh ich i s  
a language that Inte l Corporat ion developed for u s e  o n  the ir  
microproces sors . I t  i s  a high leve l language that is s imilar to 
FORTRAN but i t  also inc lude s ins truc tions that closely res emb l e  
As sembly language ins truc t ions i n  orde r t o  e ffectively use the 
features of the 8 0 8 6 . PL/M al so supports modular programming , 
allowing the program to be broken down into functional module s  which 
can be l inked toge ther be fore the program is  executed . A de s c r ip tion 
of each of  the module s  makes up the res t  of  thi s  chapter . Flow charts 
of each o f  the module s  can be found in Appendix F .  Program l i s tings 
are found in Appendix G .  
6 - 2 . General Information 
The firs t few l ine s of each module are used to i denti fy the 
variables and procedure s  that are used within the module . The s e  can 
be  any of four type s : 
1 .  Pub l ic variables 
2 .  External variables 
3 .  Local var iables 
4. External procedure s  
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The di fferent clas s ifications are used t o  indicate the module s  i n  
which a variable is  val id . A var iable is de.clared Pub l ic i f  i t  mus t  
be used i n  more than one module of the program . An External variable 
dec larat ion indicates that the module i s  us ing a var iab le that was 
declare d Pub l ic in anothe r module . In contras t ,  a Local variable is  
only used ins ide of  the module in which it  is  dec lared . An External 
procedure declarat ion lets the comp i ler know that the program wi l l  be 
call ing a subroutine in ano ther module . Al l of the se de clarations are 
used to provide the "hooks " that connect the di ffe rent module s  of the 
program .  
6 - 3 . Main Module 
The main module is  the backbone of  the Executive Loop 
implementation for the median filter . I t  make s a call to the 
initial ization rout ines and then enters a loop . The firs t ins t.ruc tion . 
( at l ine 5 )  is  to disable the interrupts to prevent the proc e s s or from 
react ing to a spur ious s i gnal before the sys tem can be initialized .  
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Lines 6 through 9 are a loop that clears the firs t 800H bytes  o f  RAM 
so that the data sect ion of  memory s tarts out in a known s tate . This 
is  fol l owed by a call to p rocedure !NIT which ini tial izes the 
microproces sor sys tem . After init ial ization is complete , interrupts 
are enabled to allow the filter routine to run . In l ine s 1 2  and 13  
the 8086  enters a loop in which it does  nothing but wait  for the 
filter rout ine to send an interrupt reques t .  The interrup t routine 
will be discus sed towards the end of this  chapter . Firs t , the 
ini tial ization de ta i l s  need to be explore d .  
6 - 4 .  Ini tial izat ion Module 
Procedure !NIT doe s no thing but call other procedures which 
handle the de ta i l s  o f  init ial iz ing the sys tem . Line 13  is  a call to 
INIT86 which s e ts up the c omponents on the SBC 86/0SA board . This  is 
followed by a call to INIT5 19  which ini tializes the BLC - 5 1 9  board . 
The nex t procedure i s  called .BIST which runs a Built · In S e l f  Te s t  
rout ine to make sure that the filter hardware i s  operat ing c o rre c t ly . 
The Interrupt Vec tor Table is  created in procedure SYS $INT . Finally , 
the rout ine HEADERS i s  called in l ine 1 7  to wr ite formatting 
information in memory to be used for data acquis iton . Afte r the se  
rout ine s are fini shed executing , !NIT returns control to .the main 
module . 
6 - 5 . SBC 8 6/0SA Ini t ial izat ion 
Ini tial izat ion on the SBC 8 6/0SA board amounts to progr·amming 
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two components :  the 8 2 5 9  Programmab le Interrupt Control ler and the 
8 2 5 3  Programmable Interval Timer , both m�nufactured by Inte l . The 
t imer i s  used to generate a 3000 Hz wave form which i s  use d  to update 
the fi l ter . Thi s  s ignal is fed into the interrupt control ler whi ch 
then triggers the fi l ter  routine . The interrupt controller  also  
handles any other hardware interrup ts in the system . INIT8 6 i s  the 
procedure which contains the ini tial ization code for the two devices . 
Ini tial izat i on of the 8 2 5 3  Timer is done in l ine s 3 through 5 
of  INIT8 6 . The firs t s tep i s  to wri te to the contro l re g i s ter  o f  the 
8 2 5 3 . Afte r . that a c ount value i s  loaded into the t imer . The Control 
Word has four fie l ds which describe how the t imer i s  supposed to work . 
The comments preceeding l ine 3 show the b i t  pattern that i s  fed into 
the control word . B i ts 6 and 7 indicate wh ich of the three t imers on 
the chip are be ing programmed .  In this case ; Timer 0 i s  s e l e c ted so 
the b i ts are set to zero . Bits  4 and 5 are used to indicate how the . 
ini t ial count value , a two byte word , i s  to be loaded . S e t t ing b i t s  4 
and 5 require s that the leas t s ignificant byte of the word to be 
wr itten to the t imer firs t . The next field · in the contro l · word - - b i ts 
1 ,  2 ,  and 3 - - selects  the mode o f  operation used by the t ime r . Mode 
three cause s  the t imer output to be a square wave . Finally , b i t  0 
de termines whe ther the t imer counts up to i ts terminal val ue in b inary 
or in Binary Coded Dec imal . A zero s e lects the binary opt i on . The 
re sul t ing b i t  patten 00110110 i s  e quivalent to 36H (hexadec imal ) which 
is the value writ ten to the control regis ter . 
The t ime r mus t now be loaded wi th a terminal count value wh ich 
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wi l l  cause the output s quare wave to have a frequency of 3000 Hz . The 
number of counts i s  de termined by dividing the c lock frequency o f  the 
t imer by the des ired output frequency . On the SBC 8 6/0SA the 8 2 5 3  has 
a clock speed of 1 . 2 3 MHz . D ividing this  by 3 000 Hz give s a yalue of 
410 or 0 19AH . S ince the control byte specified that the l e as t 
s ignificant byte needs to be loaded firs t , a 9AH i s  wri t ten to the 
counter ( see l ine 4 ) . Then a 01H i s  written to the counte r  to load 
the mos t  s ignificant byte . This completes the ini tial ization o f  the 
8 2 5 3 . 
Four output ports need data written to them to ini t i al ize the 
8 2 5 9  Interrupt Controller . The se operations are performed in l ines 6 
through 9 of INIT8 6 . The b i t  pattern of  the first value , called 
Init ial ization Control Word 1 ( I CW1 ) , is  shown in the comments 
preceeding l ine 6 .  B i t s  2 ,  4 ,  5 ,  6 ,  and 7 are predefined for I CWl . 
B i t  3 is  s e t  to zero to indicate that the interrupt contro l ler  will  be 
triggered by the r i s ing edge of a s i gnal on its input l ine s . S ince 
there is only one 8 2 5 9  on the SBC 86/05A , b i t  1 is set  to a one . 
Ini t ialization Contro l Word 4 ( I CW4 ) wi ll  be needed s o  b i t  0 .i s  s e t  to 
a one . The re sul t ing b i t  pattern for ICWl - - 00010011  or 1 3H - - is  
wr i tten to the 8259  in l ine 6 .  
Initial izat ion Control Word 2 ( ICW2 ) is  us ed to indicate where 
the interrup t rout ine s that respond to the 8 2 5 9 ' s  interrup t  reque s ts 
are located in the Interrup t Vec tor Table . Interrupts 0 - 3 1  are 
re served for proces s or execept ions and Inte l so ftware , s o  a base value 
of 40 was arb i trarily chosen for the 8 2 5 9 ' s  inte rrupts . Thi s  means 
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that the e i ght interrup t l ine s on the 8 2 5 9  are as s igned to  the 
interrup t vectors 40 - 47 . The - b inary representation o f  40 i s  
0010 1000 and the five mos t  s i gnificant b its are loaded into b i ts 3 - 7 
of I CW2 . B i ts 0 - 2 are already defined to be zero s o  the value o f  
ICW2 i s  40H . 
Init ializati on Control Word 3 is  no t needed s o  I CW4 w i l l  be 
de scribed next . B i t s  5 - 7 are prede fined to be zeros . There i s  only 
one 8 2 5 9  on the board so b i t  4 is s e t  to zero and bits 2 and 3 are s e t  
t o  one s to indicate that the 8 2 5 9  i s  the mas ter interrupt controller . 
To make programming a l i ttle b i t  eas ier the 8 2 5 9  will be put in 
Automatic End Of Interrupt (Auto EOI ) mode . When Auto EO! i s  us ed , 
the 8 2 5 9  wi ll  automatically clear the b i t  that was set  in i t s  
In- Service Register after an interrupt routine has completed i ts run . 
Thi s  task would o therwise be done by the program i f  Auto EOI i s  no t 
us ed . To us e Auto EO! b i t  1 i s  s e t  to a one . Finally , b i t  0 i s  s e t  
t o  a one t o  show that the 8 2 59 i s  be ing used i n  an 8086  sys tem . The 
re sul t ing value of I CW4 i s  then OFH . 
The las t s tep in ini tializ ing the 8 2 5 9  i s  to wr i te a value to 
the mask reg i s ter . Thi s  lets the 8 2 5 9  know which interrupts i t  can 
respond to legit imately . At thi s  po int , all e i ght of the interrupts 
will be  masked off by wri t ing a one to each of the e i ght b i ts in the 
mask reg i s ter . The mask will be l ifted for some o f  thes e  interrupt 
lines after the interrupt vector table has been s e t  up . Thi s  
completes the ini tial izat ion of the SBC 8 6/05A board . 
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6 - 6 . BLC - 5 1 9  Initial izat ion 
Data i s  trans fe rred be tween the SBC 86j0 5A and the median 
filter  c ircuit through the paral lel ports on the BLC - 5 1 9 . The BLC - 5 1 9  
has 7 2  parallel l ines for input o r  output which are organized into 
three groups of 24 l ine s . Each group i s  control led by an Inte l 8 2 5 5  
Programmable Pe ripheral Interface Chip . Each 8 2 5 5  can be programmed 
to control three e i ght b i t  ports which are tied to the input/output 
l ine s of the BLC - 5 1 9 . The program to ini tialize the BLC - 5 1 9  i s  found 
in module INIT5 19 . 
Each of the nine ports can be used for e i ther input or output 
depending on the hardware configuration used . Configurat ion deta ils 
can be found in Appendix C .  The duty of transmitt ing X ,  the twe lve 
bit  input data value , to the f i l ter c ircuit was as s i gned to ports 1 
and 2 .  Port 3 was chosen to output the timing pul se and the watchdog 
pul se .  Al l three of thes e  ports are controlled by the same 8 2 5 5 . The 
value of the ini tial ization byte was chosen by us ing tables in the 
BLC - 519  re ference manual . Wr it ing an SOH to the control re g i s te r  sets  
the 8255  into Mode 0 ,  which is  the general operating mode , and 
configure s  the three ports for output . This is done in l ine 3 o f  
INIT5 1 9 . Ports 4 and 5 are as s igned to input the value of M ,  the 
output of the median f i l ter . Again , us ing the ini tial izat ion tables 
shows that a 9 2H needs to be wri t ten to the control regi s te r  for the 
second 8 2 5 5  to configure the ports for input in Mode 0 .  
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6 - 7 . Filter Hardware Checkout 
The next rout ine to be called by !NIT is BIST , which checks to 
s ee if the median f i l ter c ircuitry is working . Lines 7 through 9 are 
a DO loop which writes  three zeros to the filter ( the operat ion o f  
procedure FILTER w i l l  be de scribed later ) . Because the window s ize  of  
the filter is  three , thi s  should fill all  of the buffe rs in the filter 
with zeros so the output should be zero . In l ine 10 the proc e s sor 
checks to s ee if the returned value of M is  in fac t a zero . I f  i t  is , 
the proce s s or returns to procedure !NIT in line 1 1 . I f  an e rror i s  
detected ( i . e . , the re sul t i s  not zero ) the processor enters an 
endles s  loop in l ines 13 through 16 which essent ially hal ts the 
program . 
6 - 8 . Sett ing Up The Inte rrup t Vec tor Table 
The purpose o f  procedure SY$ INT ( found in module INTSET )  is to 
create the Interrupt Vector Table wh ich wi ll tell the proces sor  which 
addre s s es  to j ump to when an interrup t occurs . The Inte rrupt Vec tor 
Tab le occup ies the lowe s t  sect ion of  the RAM on the SBC 8 6/0 SA . Each 
entry is four bytes long and contains the addres s  of the rout ine which 
should be run when the corresponding interrupt occurs . Interrupts 0 
through 3 1  are res e rved by Intel . Of these 3 2  reserved interrup t s , 
four of them deal wi th handl ing errors that occur during operat ion of 
the 8086 :  Interrup ts 0 ,  1 ,  3 ,  and 4 .  The vec tor table entries  that 
correspond to these  inte rrupts are set to po int to an except ion 
handler rout ine . Line s 9 through 1 2  in SYS $ INT are used t o  s e t  up 
the se  interrupt vec tors . 
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Two other entries  need to be made in the interrupt vec tor 
table i f  the proces sor i s  to run the median filter code . One entry i s  
for a procedure to enable  filter operation and the other i s  for 
handl ing the filter ope rat i on itself . Both of these interrup t s  wil l  
b e  generated by the 8 2 5 9 . 
The routine that enables the fi lter , START$FILTER , i s  
triggered b y  toggl ing swi tch S l  o n  the front pane l of the proc e s sor 
box . Thi s  switch i s  tied to interrupt l ine 0 on the 8 2 5 9 . Because 
the vec tor base addre s s  of the 8 2 5 9  interrupts was programmed to be 40 
the vec tor as s i gned to l ine 0 is 40 (bas e vector + interrup t l ine 
number - 40 + 0 - 40 ) . Line 1 3  of SYS $ INT sets the inte rrup t  vector 
for START$FILTER . 
FILTER$CONTROL , the rout ine that sends the input data to the 
filter and then reads the output i s  run wheneve r the 8 2 5 3  t imer sends 
a signal to the 8 2 5 9 . Thi s  s ignal is t ied to interrup t l ine 2 so the 
vector addres s  for thi s  rout ine i s  42 (40 + 2 )  wh ich i s  s e t  in l ine 14 
of SYS $ INT . 
The las t  task performed by SYS $ I NT i s  to modify the 8 2 5 9 ' s  
interrupt mask register .  Now that the vec tors have been created for 
interrupts 40 and 42 , they can be unmasked .  Thi s  i s  done b y  putt ing 
zeros in b i ts 0 and 2 in the inte rrup t mask register . The resul t ing 
value , OFAH ,  i s  wri tten to the interrup t- mask regis ter in l ine 1 5 . 
At thi s  po int the ini tial izat ion of the hardware is  complete . 
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Control re turns to the main routine which enables interrup t s  and then 
enter s  the loop . The operat ion. of  the interrupt routines w i l l  be 
des c r ibed in the fo l lowing sections . 
6 - 9 .  Interrupt Routines 
All three of  the interrupt routine s  use d  in thi s  program are 
found in module CONTROL . The firs t of  these i s  FILTER$CONTROL , which 
is  the framework for operating the median fil ter hardware . I t  begins 
on l ine 15 by setting the watchdog l ine high .  The watchdog puls e  i s  
not required to run the fi l ter program , but when the l ine i s  connec ted 
to an o s c i l loscope , it provide s some visual feedback which indicates 
whether the program is running correctly or no t . 
Next , the program checks GO$ FLG to see i f  it  i s  s e t , which 
indicates that fi l tering is  enabled . I f  GO$ FLG i s  not set  the pro gram 
j umps to l ine 2 2  and s e ts the . wa tchdog l ine low . When filtering i s  
enabled three routine s are cal led i n  lines 18 , 1 9 , and 2 0 . Firs t , the 
input data value , X ,  i s  read from the Analog to Digi tal conve rter 
us ing procedure A$TO$D . Then , the median value , M ,  is  found by 
call ing FILTER . FILTER take s the value of  X and . re turns M .  Bo th X 
and M are then s tore d  in a block of  memory by procedure STORE s o  that 
they can be recovered and analyzed later . At thi s  po int the program 
sets the watchdog low and re turns to the main program ' s  endl e s s  loop . 
START$FILTER i s  the routine that enables filtering by s e t t ing 
the variable GO$FLG to OFFH . This  routine is run only once dur ing the 
execut ion of  a program and is  triggered by toggl ing swi tch S l . The 
code i s  found in l ines 24 - 2 6  of module CONTROL . 
so 
The las t procedure in module CONTROL is  EXCEPTION$HANDLER . AS 
the name imp l i e s , thi s  routine is run whenever s omething excep t i onal 
occurs dur ing the executions of the program - - spec ifical ly , s ome thing 
exceptionally bad . The four except ion condi tions that migh t  occur are 
a divis ion error (ve c tor number 0 ) , a s ingle - step interrupt ( vec tor 
number 1 ) , a breakpo int interrupt (vector number 3 ) , or  an ove rflow 
error (vector number 4 ) . EXCEPTION$HANDLER is  e s sent ially an endless  
loop that the proce s sor can enter when an except ion occurs . The 
reason for having a rout ine that does no thing is to give the proce ssor 
somewhere to go when an exception occurs rather than have i t  run amok 
through the memory . 
6 - 10 .  Fil ter Card Interface 
Module FILL contains the procedure FILTER which handles all 
communicat ions wi th the filter c ircuit . Lines 5 and 6 show the 
commands which send the low and high bytes �f the data value to ports 
A and B of the 8 2 5 5  used for output . After that i s  done , the f i l ter 
needs to rece ive a t iming pulse  which alerts it that a new data value 
has been rece ived .  Thi s  i s  done in line s 7 and 8 which toggle the 
timing pul s e  l ine high and then low . Once this is completed , the 
median value should be ava ilable . The lower byte is read in l ine 9 by 
access ing port A on the s econd 8 2 5 5  on the BLC - 5 19 . The upper four 
bits are rece ived by reading port B and then masking off the upper 
four bi ts which are not connected to anything . The median value i s  
found b y  comb ining the two bytes into one word which i s  re turned to 
the call ing procedure . 
6 - 11 .  Analog To D i g i tal Convers ion 
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The proces s  of Analog t o  Digital (A/D ) Convers ion i s  performed 
by the SBX 311  mul timodule which is plugged into the SBC 8 6/0SA . The 
SBX 311  has a microcontroller on board to handle its  func t i ons s o  i t  ' 
doesn ' t  need to be init ial ized . The s ixteen twelve b i t  channe l s  are 
mul t iplexed , so the channe l number mus t be sent to the modul e . This 
is  the firs t s tep of the procedure A$TO$D which i s  found in module 
ANALOG . Lines 5 and 6 are a loop which checks a converter busy l ine 
to make sure that a val id reponse i s  re ad by the proces s or . When the 
processor de termine s that the convers ion process  is comple te , the two 
bytes are read and comb ined into a word value . The four leas t 
significant bi ts are s tatus bits  returned by the conve rter and need to 
be sh ifted out . The final value is  returned to the call ing procedure 
in line 1 2 . 
6 - 1 2 . Data Acqui s i t i on 
In orde r to evaluate the performance of the filter c ircui t , it  
is neces sary to be able to s tore the input and output value s o f  the 
fil te r so that they c an be recove re d at a later t ime . For th i s  
proj ect ,  the data was read from the process or and s tored o n  the S ophia 
System SA- 7 10M ' s  floppy disk . The data on the disk can then be 
trans ferred from an Inte l deve lopment sys tem to the VAX minicomputer 
where it  can be ana lyzed . 
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Making sure that the data is put into memory i n  a format that 
can be used by a VAX trans lator program is  the respons ib i l i ty o f  
module STORE . The fir s t  procedure in STORE is  called HEADERS . 
HEADERS s tores  informat ion about the data at the beginning o f  the 
section of memory that will contain the data . Lines 6 through 1 3  
s tore the name s of  the two variables be ing s tored in the first  four 
byte s of  the record . The blank charac ters in the variable name 
ass ignments ex ist  becaus e the format cal ls for an e ight charac ter 
name . The next two byte s are used to indicate whethe r the data value s 
are s tored in a float ing po int format or a word format . In l ine s 14 
through 16 , a OOH is wr i tten because X and M are word value s . The 
las t b i t  of information needed by the VAX trans lator is  the s iz e  of 
the data files . Line s 17  - 1 9  are used to show that 4090 data values 
wi ll be s tored dur ing a fi ltering ses s ion .  Line 20 ini t ial i z e s  the 
counter that wi ll be us ed by procedure STORE to keep track o f  the 
number of values that have been s tored . 
The data is  s tored during every filtering cycle by procedure 
STORE .  The current values of X and M are pas sed to STORE , whi ch 
begins by updating the po inter values which indicate where X and M are 
to be s tored . In l ine s 2 7  and 2 8  they are moved to the ir p o s i t i on in 
the data buffer . Then the counter ,  I ,  is incremented .  The l a s t  s tep 
is to check to see if the counter has reached 4090 wh ich indicates 
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that the data buffers are full . I f  it  has , the flag GO$FLG i s  s e t  to 
zero which will disable filtering . 
CHAPTER 7 
CONCLUSION 
Thi s  chapter has three main subdivis ions . The firs t s e ct ion 
is a descript ion of the resul ts of the tes t ing proces s  outl ined in 
Chapter 4 .  The second sect ion is a discus s ion of the re sul ts and 
lessons learned during this  proj ect . Finally. , some sugge s t ions for 
further work in the area of median filtering are given . 
7 - 1 . Te s t ing And Re sul t s  
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Timing te s ts were performed us ing the inte rnal c lock t ime r of 
the SA - 7 10M to find out how l ong it  took to execute certain s e c t i ons 
of code . There are three main divis ions in the software wh ich c ontro l 
the func tions performed by the median fi lter. sys tem . The firs t is  the 
group of  ins truc tions that handle the interface with the f i l te r  
hardware . The second group performs any I/0 func tions needed by the 
sys tem . ·For th is proj ect the only I/0 required was A/D convers ion .  
The th ird s e t  o f  ins truc tions controlled the data acquis i t ion
. 
pro�e s s . 
Typ ical execut ion times for each section were : 
Filtering proce s s  
A/D convers ion 




These  times are for one pas s through the program , not the total t ime 
spent in filtering the 4090 po ints of data . The total execut ion time 
of 3 1 5  microseconds indicates that a theoretical maximum s ampl ing rate 
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of 3 1 7 5  Hz is pos s ib le for thi s  c onfiguration . The actual rate 
finally used was 3000 Hz to provide a safe ty margin for ope rating the 
sys tem . 
For the actual tes t  run of  the filter at 3000 Hz , the s ignal 
generator was s e t  to output a 450 Hz s ine wave . Figure 7 - 1  shows the 
firs t 50 points of the input file , X .  The s ine wave character o f  the 
input is somewhat apparent in that figure . Figure 7 - 2  shows the firs t 
fi fty po ints of  the output , M ,  of the filter . To verify that M really 
is  the correct output for the filter the input data X was run through 
the median filter routine wr i tten in FORTRAN us ing MATRIXX . The 
output , Y ,  of the s imulation is  shown in Figure 7 - 3 .  This  figure is 
identical with Figure 7 - 2 . Th is shows that the fi l ter  did operate 
correc tly . 
7 - 2 . Discus s ion 
The purpose of thi s  sec tion is to analyze the re sul ts outl ined 
in the previous sect ion and to de termine ways in which the performanc e 
of the fi l ter could be improved . 
The oppor tunities for better performance wi th the c urrent 
configuration are rather l imited . But there i s  s t ill  room for 
improvement . I f  the system were redes igned for a prac t ical 
app l icat ion , the t ime spent s toring the data for later analys is  would 
be e l iminate d .  Thi s  cuts 100 microseconds off the execut ion time for 
each loop . Unfortunately , the data acqui s i tion section would probably 
be rep laced by a D/A rout ine wh ich would probably take about the s ame 
t ime to execute as the A/D rout ine . As a result , the sys tem m i ght 
ac tually be s lowed down . 
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One poss ible  way to get around this bottleneck i s  to add to 
the current configuration and use a parallel proce s sor to handle I/0 
func tions . Thi s  would allow the filtering processor to ge t the data 
through only memory acc e s s e s  and makes the A/D and D/A func t i ons 
transparent to the f i l tering proces s or . This  means that the f i l ter ing 
section i s  the only part left in the so ftware . I f  we as sume i t  s t i l l  
take s 7 5  microseconds t o  do this , then a maximum s ample rate o f  13 , 3 3 3  
H z  i s  po s s ible . 
I t  needs to be no ted that this scenario as sume s  that the A/D 
and D/A func tions can bo th be performed within 7 5  microseconds . This 
is  some th ing that the hardware used by this  proj ect absolute ly can no t 
do . The answer , of  course , is to use better. hardware . A de s ign us ing 
fas ter converters is needed . Th i s  may be commercially ava i l able  or it 
might have to be de s i gned . 
In any case , the s ample rate of 13 . 3  KHz is s t i l l  short  of  the 
original goal of 20 KHz , al though it  is now in the same order o f  . 
magnitude . There are a few op tions that can be explored to dec rease 
the time spent in filtering . I t  should be kept in mind that the 
filter c ircuit i tself  is bui l t  of TTL parts and the to tal de l ay from 
the enter ing of data unt i l  the output i s  ready is  on the order o f  
several hundred nanoseconds . The bottleneck in this case i s  the 
microproces sor interface . S ince the processor is performing input and 
output commands when i t  i s  in the filtering sect ion , to improve the 
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speed i t  i s  neces s ary to cut down o n  the t ime spent i n  I/0 . 
The first op t ion to cons i der is  to use a proces s or with a 
fas ter clock speed . This should automatically improve the I/0 speed 
as wel l . A s econd option i s  to find a proces sor that has had i t s  I /0 
funct i ons op t imized s o  that i t  spends less  time perform ing the 
operations . A third opt ion i s  to use a digi tal s ignal pro c e s s ing 
(DSP)  chip to replace the microproces sor . DSPs do not perfo rm all  of  
the func tions of  general microprocessors but the ir arithmet ic and I/0' 
functions are opt imized and they commonly run at clock speeds o f  over 
30 MHz . The type of  deve lopment sys tems �vai lable w i l l  have a large 
impac t on whe the r the se op tions are viable or not . 
I f  the current hardware scheme needs to be abandoned the 
options depend on what the appl ication requires . For example , as sume 
the window s ize  needs to be increased . If  the filtering i s  s t i l l  to 
be done in hardware , then an alternate me thod may be neces s ary . The 
me thod I used to find the hardware logic ge ts much more compl icated 
with increas ing window s ize . Wi th a window s i ze of five , there are 5 !  
- 120 comb inations o f  smal le s t  to largest of the input data value s . 
The second truth table wi l l  contain 1024 l ines . Thi s  i s  already 
beyond the use ful s ize for Karnaugh maps and will probab ly require a 
computer s olution . The me thod will work but the results  may be very 
unwieldy , e spec ial ly for window s izes  greater than five . Fi l te ring in 
software seems to be called for , unle s s  another hardware me thod c an be 
found which is s imp ler to implement . 
As a final note , at this po int it  is  s t i l l  not clear whe the r 
there i s  any advantage to us ing a median filter ins tead of  an 
averaging filter or a more convent ional lowpas s fi l ter . Th i s  i s  
dependent o n  the app l icat ion . 
7 - 3 .  Sugges t ions For Further Work 
This  section contains recommendations for further work in 
several areas of  me dian f i l tering . 
For communicat ions research high speed I/0 i s  nece s sary . A 
good proj ect might be to develop an A/D and D/A sys tem capab l e  o f  
working i n  the KH z  range . Thi s  could be trivial if the hardware is  
already commerc ial ly avai lab l e . I f  no t ,  it  could be a chal lenging 
proj ect . 
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If furthe r work us ing thi s  hardware de s i gn is  des ired i t  would 
be s imp ler to use if the c ircui t were implemented on an App li cat ion 
Spec ific Integrate d Circuit (AS I C ) . This  chip could be t ied to a 
sys tem us ing any of  the processor op tions described . in the previous 
sect ion . 
Probab ly the mos t  prac tical approach is to use a DSP ch ip . set  
to implement a filter in s oftware . They are commonly ava i l ab l e  and 
the development tools  for a Personal Computer are easy to use . Now 
that microprocess ors are avai lable in very high speed vers ions , some 
of the algori thms menti oned in the l iterature review might be able to 
run in real time on a microprocessor . Another s oftware approach might 
be worth cons idering . 
For low speed appl ications any of  the scheme s ment ioned should 
be workable . A theoret ical type of proj ect would be to try to find 
guide l ines for the op timum window s ize and sampl ing rate based on 
s ignal charac teri s t i c s . 
Two - dimens ional fil tering i s  probably bes t  done in s oftware . 
A proj ect  to do s ome image process ing for the remote s ens ing 
department might be useful . 
7 - 4 .  Summary 
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This paper had two main goal s . They were : to serve as an 
introduc ti on to median filtering ; and to aocument the de s ign and 
cons truc tion of a working median fil ter . The fil ter operated 
succe s s ful ly and analys is o f  the des ign and operat ion po inted out many 
areas for improvement . Whe ther median fil tering i s  truly use ful in 
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A- 1 .  Introduct ion 
APPENDIX A 
MI CROPROCESSOR OVERVIEW 
6 3  
Like mos t  products that are a re sult o f  the recent advances  in 
electronic technology , microprocessors are manufac tured with a wide 
range of  fe atures and capab i l i tie s . However , the mythical " typ ical " 
microproces sor can be thought of  as a digi tal computer on a s ingle 
chip . A general mic roprocessor sys tem i s  made up of  the 
microprocessor , which acts as the central proce s s ing uni t  of the 
sys tem , and seve ral support chips which handle the input and output 
functions . The microproces s or ' s  maj or functions are to read and 
decode its program ' s  ins tructions , perform b inary operations , and do 
fixed point ( intege r )  arithme t ic . In sys tems where float ing po int 
ar i thme tic is neces s ary , the operations are ususally done by an 
external ch ip . 
A- 2. Sys tem Func tions 
Some of the func tions of a microproce s so.r sys tem were 
mentioned in the previous paragraph . This  section will break down the 
maj or functions into four groups and provide a brief explanation of 
what each group does . One po int should be emphas ized here - ­
microproces sors are only useful as a part of a sys tem . Wi thout a 
ne twork of  support chips and devices around it  a microproce s s or is 
only a fancy" block of  s i l icon . This  s tatement is  gradual ly becoming · 
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obsolete because advance s  in VLS I technology have made i t  po s s ible to 
put s ome or al l of  the fol lowing funct ions on a s ingle chip - - nearly 
every microproces sor manufacturer make s several s ingle chip 
microcontrol lers which have many important us es . But the mai n  trend 
has been to take advantage of increased miniaturization to increase 
the number o f  func tions a chip can do and to improve i ts speed . The 
combination of  these  trends has resulted in small proce s sor cards 
which can outperform mainframe computers . S till , high spe ed 
calculations are use l e s s  unle s s  the support per ipherals are ava ilable 
to make us e of the data . 
A - 2 . a .  Central Process ing 
This sec tion i s  the heart and s oul of a mic roproces s or sys tem . 
All of the o ther func t i ons are des igned to support and interac t with 
the CPU . The j ob of  the CPU is  to perform the digi tal cal culat ions 
that the proces s or is de s igned for and to coordinate the ac tivities of 
the per ipheral device s . The ma in architectural feature s o f  a CPU are · 
several regi s ters which s tore b inary numbers . The reg i s ters are us ed 
to manipulate data , s tore resul ts , keep track of program executio� , 
and provide s tatus indicators . The CPU also contro ls several data 
l ine s , called bus s e s , which are connected to the peripheral device s .  
There are three typ e s  of  buss e s  used in microprocessor sys tems : the 
addres s  bus ; the data bus ; and the control bus . The addres s  bus give s 
the location of  a p iece o f  data or of a device which i s  to operate on 
the data . The data bus is  used to pas s  information between the 
devices in the sys tem . The j ob of the contro l bus is  to act ivate 
chips which need to be used and to alert the proces sor that i t  needs 
to repond to external events . 
A- 2 . b .  Memory 
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S ince the number of regis ters i n  the microproce s s or i s  qui te 
small , even a s imple program wi l l  use all of the avai lable  regi s te r  
space . Thi s  means that data needs to be s tored outs ide of  the 
proces sor . The section that " remembers " data that is not currently 
be ing used i s  appropriately called the memory . In addi tion to s tor ing 
results of calculat ions , the program ins truc tions are also s tored in 
memory . 
There are two main types of memory that are used in a 
microprocessor sys tem . The firs t i s  Random Acces s  Memory ( RAM) whch 
allows the proces sor to read or wr i te data to i t . RAM i s  also known 
as vo latile memory because any information s-tored in i t  i s  lost  after 
the power i s  turned off . The othe r type of memory i s  Re ad Only Memory 
(ROM) which can ' t be wr itten to by the proces sor . Programs and tables 
of data are often s tored in ROM because it  is  non -volat ile . 
A - 2 . c .  Input/Output ( I/O ) 
I/0 devices are the means that the proces sor use s  to 
communicate with the outs ide world . The connection between an I/0 
device and the processor ' s  bus s tructure i s  called a port . 
Theore tical ly , anything that wil l  accept a digi tal input can be 
connected to a port , but in prac t ice mos t  (but de finitely not al l )  
devices fal l  into one o f  the following four categories : s e rial 
communications ; parallel communicaions ; digital to analog conve.rs ion ; 
. .  
and analog to digi tal convers ion . 
A - 2 . d . Interrupts 
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A s  the name indicate s , an interrupt terminates the normal flow 
o f  a program and cause s  the proces sor to do some thing e l s e . 
Interrupts are usually used to make the processor respond to a t ime 
crit ical event . One example o f  this is  if an error is  detected dur ing 
program execut ion . An interrupt can alert the proce s sor to take some 
ac tion to repair the damage or shut down . Interrupts are o ften 
connec ted to I/0 ports so that they can indicate when they have 
information needed by the processor . Another common prac t ice i s  to 
connect  a counter to an interrupt line . This  interrupts the proc e s s e r  
at fixed inte rvals  so that it can run rout ines that have a 
predetermined update or s amp ling rate . 
A- 3 .  Mic roproce s sor Categories  
The following descriptions of  microproces sors are  bas e d  on the 
s ize of  the larges t  data value that the proce s sor can put on a data 
bus . The de script ions are very general but hope ful ly wi l l  not be .  
mis leading . Re ferences are made to personal c omputers in the 
following discus s ion in the hope that they will help convey s ome idea 
of the capab i l i ties  of each proces sor . 
A- 3 . a .  8 -b i t  Proces sors 
Common examples  o f  thi s  type are the Intel 8085 , the Motorola 
6 800 , and the Zilog Z 8 0 . Ari thme tic func tions that 8 -b i t  proc e s sors 
can perform are usually l imited to addit ion and sub tract ion . Logical 
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expres s ions (AND , OR , NOT , e tc . ) can b e  done a t  the b i t  level a s  we l l  
a s  shi ft operations . Program control i s  pos s ible through branch 
commands . Memory and I/0 funct ions also are supported but the memory 
s ize  and number o f  I/0 ports varies from proce s s or to proces sor . 
8 - b i t  processors are used in smaller home computers - - for example , 
the Apple I I  and Radio Shack TRS - 80 fami lies . 
A- 3 . b .  16 - b i t  Proces sors 
The dominant processors in thi s  group are the Intel 8086 and 
Mo torola 6 8000 fami l ies . 16 - b i t  proces sors usually have more 
regis ters than 8 - b i t  proce s sors s o  that they can handle data which is 
twice as large . Bui lt  in mul t ipl ication and divis ion func t i ons begin 
to appear at th is level . S ince the data values are larger , the 
addre s s space i s  also cons iderably larger than in 8 - b i t  machines . 
Newer 16 - b i t  proc e s s ors provide virtual memory capab i l i ty as we l l . 
1 6 - b i t processors are used in IBM ' s  PC/XT/AT ser ies of personal 
computers , the Mac intosh , the Amiga , and the Atari ST s e ri e s . 
A - 3 . c .  32 - b i t  Proce s s ors 
Thi s  class  o f  proce s sors i s  re lative ly new . They are 
charac te rized by very high c lock speeds for fas t operat ion and very 
large memory space s .  Personal computers are j us t  be ing released wi th 
32 -bi t  proce s sors in them but they are mos tly be ing use d  as fas t  
16 -bi t  machines . The ful l  capabl i t ies of  3 2 - b i t  architecture s  are 
s til l be ing explored . 
. .  
APPENDIX B 
MULTIBUS OVERVIEW 
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The Mul tibus arch i tec ture represents one of the many sys tems 
that manufac turers have adopted to provide modular funct i ons for board 
level computer produc ts . The boards in the system communicate through 
a backp l ane which i s  e s s entially an extens ion of the local processor 
bus . This  appendix i s  a brief descript ion of the characte ri s t i c s  of  
Multibus boards . 
In s ize , Mul t ibus boards are 12 . 0  inches by 6 . 7 5 inche s . They 
are connected to the backp lane through an 86 p in edge connec tor which 
has access  to the power , data , address , and control l ines nee de d  by 
the board . A second 60  p in e dge connector i s  often ava il able  ( though 
no t required) as an extens ion of  the Mult ibus backplane . The number 
and type of connectors that are ava ilable at the front of  the board 
depend upon the func t ion of the board and are not s�andardized .  
Elec trically , Mul t ibus i s  an asynchronous bus which use s  
contro l l ine s on the backplane t o  coordinate data trans fers . Oat� can 
be trans ferred in e i the r e ight or s ixteen b i t  s izes at a maximum rate 
of 10 megabytes per second . The addres s  space can be up to 1 6  
megabytes ( 24 addres s  l ines ) ,  but this requires the use of  four 
address l ines on the 60 p in connector . Therefore , the addres s  space 
is usual ly 1 megabyte , which only uses the 20  addres s  l ines on the 8 6  
p in connector . 
Mult ibus is  capable o f  support ing several bus mas ters in the 
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s ame sys tem . The method of de termining which of the mas ters has 
control of the bus at any one time varies with the s ize  of the sys tem . 
I f  there are no more than three potent ial mas ters in the sys tem a 
ser ial priority s cheme can be used by plac ing the board with the 
highe s t  priority in s lot 0 and the next highes t  priori ty board in s lot 
1 .  I f  there is  a third board with a lower priori ty it  would go in 
s lot 2 .  For sys tems with more than three po tential mas ters , a 
parallel priority scheme is  required which uses  s ome extra logic 
hardware . 
One common way of extending the I/0 capab i l i ties  of  boards in 
the Multibus sys tem is by us ing the S ingle Board Extens ion ( SBX) bus . 
The SBX bus is an extens ion of the local proces sor bus wh ich i s  tied 
to  a connector on the board surface . Mos t  Mul tibus boards have SBX 
connec tors bui l t  into them which c an accept . small module s  that usually 
perform a s ingle I/0 func t i on .  This  adds to the capab i l ity o f  the 
sys tem without adding an extra Mult ibus board . An A/D module was 
added to - the 8 6/0SA board for reading the input s i gnal for the median 
filter . 
APPENDIX C 
BLC - 5 1 9  CONFIGURATION 
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Configuring the BLC - 519  involves two s teps . The firs t i s  to 
modi fy the hardware to handle the s ignal s  needed by the f i l te r  
c ircui t . The second is  to program the paralle l I/0 contrql lers  on the 
board to match the hardware func tions . 
C - 1 .  Hardware 
The first s tep in configuring the BLC - 519  is to de termine the 
port assignments fo r al l of the I/0 l ines . The following table shows 
which ports are be ing used , whethe r they are inputs or output s , and 
what s ignal s are be ing transmi tted on them . 
- Port 1 :  Output XO - X7 
- Port 2 :  Output XB - Xl l 
- Port 3 :  Output Timing and Watchdog Pul s e s  
- Port 4 :  Input MO M7 
- Port 5 :  Input MB - Ml l 
The next s tep was to choose terminators for the board . The BLC - 5 1 9  
has s ockets  placed be tween the I/0 l ine s o n  each port and the edge 
connector l ines wich are used for terminators . The purpos e  o f  the 
terminators i s  to ac t as buffers which protect the 8 2 5 5 s . The input 
ports only need re s i s tor  packs inserted in the sockets . The output 
ports need a dr iver of  s ome s ort for the ir buffer . 54LS 3 2 s , which are 
OR gate ch ips , were chos en for the output buffers . 
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The las t s tep i s  to s e t  the base  addres s  for the reg i s ters 
that contro l the operation of  .the board . This is  done by modifying a 
s e t  of  j umper connections . The addres s  j umpers were left in the 
de fault configurat ion so that the base addres s  for the ports was OOH . 
C - 2 . Software 
In s oftware , the task of configuration involves wr i t ing 
contro l words to each 8 2 5 5  that is be ing used . For thi s  appl icat iort , 
ports 1 ,  2 ,  and 3 are controlled by one 8 2 5 5  s ince they are a l l  
output s .  Ports 4 and 5 are control led by another 8 2 5 5  which i s  
configured t o  handle inputs . Each control word i s  bui l t  up by taking 
bit patte rns from tables in the BLC - 5 19 Hardware Refe rence Manual . 
The fol lowing sect ion shows how the control words were formed . 
8 2 5 5  Number One 
Port 1 ,  Mode 0 ,  Output 
Port 2 ,  Mode 0 ,  Output 
Port 3 ( lower ) , Mode 
Port 3 (upper ) ,  Mode 
Configurat ion Control 
8 2 5 5  Number Two 
Port 1 ,  Mode 0 ,  Input 
Port 2 ,  Mode 0 ,  Input 
Configurat ion Contro l 
0 ,  
0 ,  
Output 
Output 
lOOOXXXX Table 4 - 8  
lXXXXOOX Table 4 - 2 3 
l OOXXOXO Table 4 - 3 8 
lOOXOOXX Table 4 - 4 1  
10000000 - SOH 
lOOlXXXX Table 4 - 6  
lXXX OlX Tab le 4 - 2 1 
10010010 - 9 2H 
The se  values are wr itten to the BLC - 5 1 9  in module INIT5 1 9 . 
Fo llowing this , the parallel ports are ready for op�rat i on . 
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APPENDIX D 
LI STING OF A MATRIX -X FORTRAN PROGRAM 
FOR A MEDIAN FILTER 
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S U B R O U T I N E U S R O  1 ( I N F O , T ,  U ,  N U , A , X DO T , NX ·, . Y 1 NY , R P  1 I P  ) 
c 
c - - - - - - - - - - - - - - - - - - - - - -- - - - - - - - - - -- - - - - - - - - - - - - - - - - - --- - - - - - - - - - - - - - - - -
c S y s t e m - B u i l d  U s e r  C o d e  F u n c t i o n B l o c k  T e m p l a t e  




I M P L I C I T  D O U B L E  P R E C I S I O N ( Z )  
DO U B L E P R E C I S I O N T ,  U ( l ) ,  X ( l ) , X D O T ( l ) ,  Y ( l ) ,  R P ( l )  
D I M E N S I O N S O RT ( 6 ) ,  L O C A T R ( 6 )  
I NT E G E R  I P ( l ) ,  I N F_0 ( 4 ) ,  W I N S Z E  
LOG I C A L  I N I T , S T AT E , O UT P UT 
I N I T  
S TAT E 
O U T P U T 
I N F 0 ( 2 )  . N E . O  
I N F 0 ( 3 ) . N E . O  
I N F 0 ( 4 ) . N E . O  
c :  : : � : : : : : : : : : : : : : : : : : : : : : : : :  : : : : : : :  : :  : : : : : : : : : : : : : : : : : :  : : : :  : : : : : : : : : : : :  
c 









T H I S  P R O G R A M  T A K E S A S E R I E S O F  I N P U T DATA VAL U E S  AN D RAN K S  T H E M  
A C C O R D I N G T O  S I Z E I N  A N  ARRAY C A L L E D  S O R T ( N ) . S O RT I S  U P DAT E D  
B Y  R E P LA C I N G T H E O L D E S T  D ATA I N  T H E  AR RA Y  WI T H  T H E  
I N C O M I N G DATA . T H E  P O S I T I O N  O F  E A� H  DATA V A L U E  I N  S O RT 
I S  R E C O R D E D  IN T H E  A R R A Y  CA L L E D LO CATR ( N ) . THE O U T P U T  OF T H E  
P R O G RA M  I S  T H E  M E D I AN O R  M I D D L E  V A L U E  O F  TH E ARRAY S O RT . 
C : : : : : : : : : : : : : : : : : : : : : : : : : : : : : : : : : : : : : : : : : : : : : : : : : : : : : : : : : : : : : : : : : : : : : : :  
c 
C * * * * * * *  V AR I A B L E L I S T 
c 
c / *  I N T E G E R S  * /  
c 
c LO C AT R ( N )  
c 
c L O C  
c L I M  
c 







c / * R E A L  * /  
c 
c S O R T ( N )  
c DAT V A L  
c R U N M E D 
* * * * * * * * *  
A R R A Y  WH I C H S T O R E S  T H E  O R D E R  O F  
E N T R Y  O F  V A L U E S  I NT O  S O R T  
L O C AT I O N O F  O U T G O I N G . DATA 
D I S T A N C E  F R O M  T H E  TOP OF S O RT TO 
T H E  O U T G O I N G V A LU E 
T H E  F I LT E R ' S  W I N DOW S I Z E 
LO O P  C O U NT E R S  
R AN K E D VALU E S  O F  I N P U T D A T A  
I N C O M I N G V A L U E 
R U N N I N G M E D I A N . T H E  O U T P UT O F  T H E  R O UT I N E . 
c 
C : : : : : : : : : : : : : : : : : : : : : : : : : : : : : : : : : : : : : : : : : : : : : : : : : : : : : : : : : :  
C I N P U T  T O  T H E  S Y S T E M  
C : : : : : : : : : : : : : : : : : : : : : : : : : : : : : : : : : : : : : : : : : : : : : : : : : : : : : : : : : : 
c 
DATVA L 
W I N S Z E  
U (  1 )  
3 
74 
c . . 
C : : : : : : : : : : : : : : : : : : : : : : : : : : : : : : : : : : : : : : : : : : : : : : : : : : : : : : : : : :  
C MA I N  P R O G RAM 
c :  : : : : : :  : : :  : : : : : :  : :  : : :  : : : : : : : : :  : : : :  : : : : : :  : : :  : :  : : : : : :  : : : : : : :  
c 
C * * * * * * * * * * * * R E MO V E  T H E  O U T G O I N G N UM B E R  * * * * * * * * * * * * * * * * * *  
C / * F I N D  T H E  L O CAT I O N O F  T H E  O L D E S T  DATA 
C VALU E I N  T H E  A R R A Y  * I 
LO C  = LO C A T R ( WI N S Z E ) 
C / *  MO V E  T H E  V A L U E S  A B O V E T H E  D E P ART I N G 
C E L E M E NT I N  T H E A R R A �  D O WN O N E  S P A C E * I 
DO 1 0  M = L O C , W I N S Z E  
S O R T ( M )  = S O R T ( M  + 1 )  
1 0  C O NT I N U E  
C / * U P D A T E  T H E P O I NT E R  A R R A Y  TO R E F L E C T 
C T H E S E  C H A N G E S  B Y  $ U B T R A C T I N G O N E  ( 1 )  
c F R O M  T H E  V A L U E S  L A R G E R  T H AN L O C  
D O  2 0  L = l , ( W I N S Z E - 1 )  
I F  ( L O C A T R ( L )  . G T .  L O C ) L O C A.T R ( L ) 
2 0  C O N T I N U E  
* I 
L O C i\ T R ( L ) - 1 






/ *  S T E P  T H R O U G H  T H E A R R ,'\ Y  U N T I L  A N U M B E R  
I S  F O U N D  T H AT I S  L A R G E R  T H A N  T H E  N E W  
V A L U E . M O V E  T H E  L n R G E R  N U M B E R S  U P  O N E  
S L O T  A N D  I � S E R T  T H E  N E W  v ;\ L U E  * I  
D O  3 0  J = 1 ,  ( W I N S Z J:: - 1 ) 
I F  ( DA T V A L  . LT .  S O R T ( J ) ) T H E N  
I *  F I N D T H E N U M B E R  O F  V A L U E S  L A R G E R  T H A N  T H E  N E W DAT i\ * I 
L I M  = W I N S Z E  - J 
C / * S L I D E T H E  L A R G E R  VA L U E S  U P TO . M� K E  R O O M  F O R  D AT V A L  * / 
4 0  
D O  4 0  K = 1 , L I M  
S O R T ( W I N S Z E  + 1 - K )  
C O NT I N U E  
C 1 * P U T  T H E  N E W  DATA I N TO T H E  ARRA Y * I 
E N D I F 
S O R T ( J )  = DATVAL 
G O T O  6 0  
S O R T ( WI N S Z E  - K )  
7 5  
. .  
3 0 · C O N T I N U E  
C I * I F  DATVAL I S  LA R G E R  T H AN ANY NUMB E R S  I N  
c T H E  AR RAY , P U T  I T  I N  T H E  T O P S LO T  * I 
J = W I N S Z E  
S O R T ( J )  = D A T V A L  
C * * * * * * * * * * * * *  U P DAT E  T H E P O I NT E R ARRA Y * * * * * * * * * * * * * * * * *  
C I * MO V E  T H E  A R R A Y  M E M D E R S U P O N E  S L OT . A D D  
c O N E  TO T H E  V A L U E  I F  I T  I S  B I G G E R  T H � N  J * I  
6 0  DO 5 0  I 1 ,  ( W I N S Z I:: - 1 )  
I F  ( LO C A T R ( W I N S Z E - I )  . LT . J )  TH E N  
L O C A T R ( W I N S Z E  + 1 - I )  = LO CATR ( WI N S Z E  - I )  
E L S E  
E N D I F 
5 0  C O N T I N U E  
LO C A T R ( W I N S Z E  + 1 - I )  L O C ATR ( W I N S Z E - I )  + 1 
C I * S T O R E  T H E  L O C AT I O N O F  T H E  N E WE S T  DAT A VALUE * I 
L O C A T R ( l )  = J 
C : : : : : : : : : : : : : : : : : : : : : : : : : : : : : : : : : : : : : : : : : : : : : : : : : : : : : : : : : 
C S Y S T E M  O U T P U T 
c : : : : : : : : : : : : : : : : : : : : : : : : : : : : : : : : : : : : : : : :  : · : : : : : : : : : : : : : : : : 
C * * * * * * * * * * * * * * * O U T P U T  T H E  M E D I A N V A L U E • • • • • • • • • • • • • • • • • 
C I * F I N D T H E  M E D I A N * I 
R U N M E D = S O R T ( ( W I N S Z E  + 1 )  I 2 )  
C I *  S Y S T E M  O U T P U T  * /  
Y ( l )  = R U N M E D  
R E T U R N  
E N D  
76 
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APPENDIX E 
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APPENDIX F 
MEDIAN FILTER SOFTWARE FLOWCHARTS 
EXECUT I UE ROUT I NE 
(,- START KA I N  





C�LL - 1 
I 
HH T ! AL ! ZA! ! ON 
ROUT INE 
. . .. . EtiABLE 
.-
( I I 
· T lJ:'t' r--;t!tl t l,:r V  





-..... " 1 I J l 
\...._ -·' 
9 9  
I NI T I AL I ZAT I ON ROUT I NE 
- ' 
START 
INITI ALI ZAT I ON 
\._ _) 
INI T I ALIZE THE 
COMPONENTS Ot� 
THE 86/95 BOARD 
I NI T I ALIZE THE 
PORTS ON THE 
BLC-519 BOAP.D 
CALL BU ILT I N  
SELF TEST 
ROUT I NE FOR THE 
CIRCU I T  CARD 




. I trrERP.UPTS 
!. 




RETUPJI FROM . 
(I HI T I RLIZ_AUON 
"- _,. 
100 
P.OUTINE TO CLL�R THE RAM 
OH THE 86/BS 
;----;+ 




FIRS! 8 BYTES 
FOR WORKI NG 
UARIABI.ES 
D fiER A DO LOOP 
OFISIT = 8 
BU ILD A POHUER 
TO 
cegeg : orrsrn 
. . . · . .  :.-... - . : .... - . .  
SET THE HHiOP.� 
LOCAT ION 
f•OHUED TO 





J NI T I A!. I ZH ! I OH OF !HE 
8 6/95 COl".PCHEN!S 
(tMI!l �Ll2E THEJ (. 86/95 BCAP.D 
I 
I 
1 ItH T I A!.lZI THE WT!'RP.UP! 
l l t'..!R 
SET !HE COU!!IE.P. 
Ft\R MOt\E l 
OP!..n.A!l ON 
L·�AD !HE 
CC!Jt!!ER Wl !H 
!HE UAtUE .FOP. 
!H2 �P.MPLl MG 
ElHE 
HH T H tLl ZE !HE I HT!..�R!JP! 
COHIP.O!.LL-q 
OU!?U! COHTROL 
1-lC.F.D CMZ < l Cl-U > 










I h i i ! A L ! ZAT I OH OF THE 
BLC-519  CAnD 
,..- -., f T tn 1'T b'l' . J 7.� THs;'" j · · · · · 31c-s19 · -. 






SET PO�TS L 2 1  
M �!) 3 FOR 
OUTPUT I tt MODE 
. · 2ERt.) 
T 
I t . 
I i 
i I ·�· 
SEi P·�RTS 4 A ND I 
I s FOR l HP I I ! I "  
I 




EHD BLC-51 9 "\ I M ! ! I ALI Z�! I OH 
J \..._ -· 
I N ! T l liLI ZE !HE PAEALLrL 
PORTS 
10 3 
H(!RDHA RE I t�l T I AL I ZA ! I ON 
A�D ·  BU I LT I t� TEST 
( Sill!!! BI SI  -J. 
, _____ _ 
1 
SE! !< = g 
! 
SET CO!JN!E?. = 9 
I 
I ENTER A DO LOOP ,., 
CALL Fl L!L� 








(- -) EtiD j -__.;.,...._·--·/ 
104 
I NTERRUPT UECTOR I tH T I ALI ZAT I ON ROUT I NE 




SET I HTEF.RUPT 
VECTOR 49 FOR 
START SF! LIERI t•G 
ROUT INE 
SET H t1EP.F.UPi 
I 




SET . I tHEPJmPiS 
0 - 4 FOR 
HANDLI NG 
EX CEP"! I ONS 
· . 
. .  
! 
CLE�R ! NTEP.RUF1 
MASKS FCF: 
J NTERRUPTS 0 
AtiD 2 
! 
�) ""' _, 
105  
HEDI AN FILTER CONTROL 
ROUT INE 
SET llATCHDOG 
PULSE H ICH 
· · - . .  . � . . . -· . 
1 
CP.LL THE FILlER 
ROUT I KE 
l 
STORE THE IHPUT 
AttD CUTPU! 






( RE!UF!! J < 
106 
FI LTER CARD I NTEP.FHCE (- -, l S!AP.! FILTER 




S I GNI F I CANT 
B�TE OF THE 
DATA 
! 
OUTPUT THE MOST 
S l GNI F I CMH 
BYTE OF  THE 
DHT H  
-
J 
I I I SEfiD THE T !� I MG I 
I PULSE I I I . - - . - 1 
0 · •  . ... ... . ·- ·  . .  
P.EHD THE LOH 
ORDER BYTE OF 
iHE FI LTER 
OU!?UI  
I .!, 
READ THE H l GH 
ORDER BYTE - OF 
THE F I LTER 
OUTPUT 
( .. - RETURN THE ---� 
COMBHill> UALl!E j 




MEDIAN FILTER SOFTWARE LI STINGS 
P L/M- 8 6  _ COMP I LE R  MAI N  
VAX/VMS P L/M- 8 6  V 2 . 3 V X  COMP I LAT I O N  O F  MO DULE MAI N  
O B J E CT MO DULE  P LACE D I N  MAI N . O B J  
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1 0  
1 1  
1 2  
1 3  














I * : : : : : : : : : : : : : : : : : : : : : : : : : : : : : : : : : : : : : : : : : : : : : : :  
MAI N  MO DULE 
TH I S  MO DULE H AS TWO MAJOR FUNCTI O N S . 
T H E  F I R S T  I S  TO CALL THE  I N I T I ALI ZAT I O N  
ROUT I N E  F O R  T H E  S Y S T EM . T H E  S E COND 
IS TO G O  I NTO A LOOP WH I CH WI LL B E  
I NT E RR U PT E D  BY THE  F I LTER ROUT I NE . 
: : : : : : : : : : : : : : : : : : : : : : : : :  : : : : : : : : : : : : : : : : : : : : : : * I 
MA I N :  DO ; 
/ *  P RO C E DU R E S CALLE D * /  
I N I T : P R O C E DURE 
END I N I T ; 
E X T ERNAL ; 
/ *  LOCAL VAR I AB L E S  * /  
D E C LARE 
Z $ 0  
Z $ OUT 
Z $ 0 F F  
S P I N  
P O I NTER AT ( 0 0 0 0 ) , 
BAS E D  Z $ 0  BYTE , 
WOR D  AT ( 0 0 0 4 ) ,  
B Y T E ; / *  DUMMY VAR I AB L E  FOR E 
/ * * * * * * * * * * *  MAI N  ROUT I NE � * * * * * * * * * * * * * * * * * / 
/ *  D I S A B L E  I NT E RRUPTS * / 
DI S A B L E ; 
/ * S E T T H E  F I RST PART O F  RAM TO Z E RO * / 
DO Z $ 0 F F  = 8 TO 0 7 F FH ; 
E ND ; 
Z $ 0  = B U I LD $ PTR ( 9 0 0 0 , Z $ 0F F ) ; 
Z $ 0UT = 0 0 ;  
/ *  CALL T H E  I N I T I A L I ZAT I ON ROUTI N E  */ 
CALL I N I T ; 
/ *  E NA B L E  I NT E RRUPTS */ 
E N A B L E ; 
/ *  E N T E R  A LOOP * / 
LOO P 1 : S P I N = S P I N ;  
G OTO LOOP 1 ; 
E N D ; 
P L/M- 8 6  COMP I LE R  I N I T I AL I Z E  
VAX/VMS P L/M- 8 6  V 2 . 3 VX COMP I LAT I ON O F  MODULE I N I T I ALI Z E  
O B J E CT MO D U L E  P LAC E D  I N  I N I T . O B J  
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1 0  











/ * : : : : : : : : : : : : : : : : : : : : : : : : : : : : : : : : : : : : : : : : : : : : : : :  
I N I T I AL I Z AT I ON ROUT I NE 
T H I S  ROUT I NE CALLS T H E  PRO C E DURES 
T HAT : 
1 .  C LEAR T H E  RAM ON T H E  8 6/ 0 5 CAR D 
2 .  I N I T I ALI Z E  T H E  8 6/ 0 5  COMPO N E N T S  
3 .  I N I T IALI Z E  T H E  PORTS O N  T H E  B L C- 5 1 9  
4 .  P E R F ORM B I ST 
5 .  S E T  I NT E RRUPT V E CTORS 
: : : : : : : : : : : : : : : : : : : : : : : : : : : : : : : : : : : : : : : : : : : : : : :  •; 
I N I T I AL I Z E : DO ; 
/ *  E X T E RNAL P R O C E DURES */ 
/*  FOUND IN  MO DULE I N I T  86  */  
I N I T 8 6 : PROCE DURE 
E N D  I N I T 8 6 ;  
EXTERNAL ; 
/ * F OU N D  I N  MODULE I N I T  5 1 9  */  
I N I T 5 1 9 :  PROCE DURE 
END I N I T 5 1 9 ;  
/ *  F O U N D  I N  MO DULE B I S T * / 
B I S T : PRO C E DURE 
END B I S T ;  
E X T E RNAL ; 
EXTERNAL ; 




S ET * /  
S Y S $ I NT : PRO C E DURE E X TERNAL ; 
E N D  SYS $ I NT ; 
/ *  F O U N D  I N  MODULE STORAG E * /  
H EA D E R S : PROC E DURE 
E N D  H EADERS ; 
$ E J E CT 
E X T E RNAL ; 
1 1 1  
P L/M- 8 � COMP I LE R  I N I T I AL I Z E  
1 2  
1 3  
1 4  
1 5  
1 6  
1 7  
1 8  









I N I T : PRO C E DU R E  P U B L I C ; 
/ * * * * *  I N I T IALI Z E  T H E  COMPONE NTS ON Til E 8 6 /0 5 CARD * * * * * * / 
CALL I N I T 8 6 ; 
/ * * * * * *  I N I T I AL I Z E  T H E  PORTS ON T H E  B LC- 5 1 9  CARD * * * * * * * * / 
CALL I N I T 5 1 9 ; 
/ * * * * * * * * * * RUN T H E  B U I LT I N  S E LF T E S T  ROUT I N E  * * * * * * * * * * / 
CALL B I S T ;  
/ * * * * * * * * * * * *  S E T  U P  I NT E RRUPTS * * * * * * * * * * * * * * * * * * * * * * * * * / 
CALL S Y S $ I NT ;  
/ * * * * * * * * * * *  WR I T E  H EADERS FOR DATA STORAG E * * * * * * * * * * * * * * / 
CALL H E A D E R S ; 
E N D  I N I T ; 
E N D ; 
P L/M- 8 6  COMP I L E R  I N I T 8 6  
VAX/VMS · P L/M- 8 6  V 2 . 3 VX COMP I LAT I ON O F  MODULE I NI T 8 6  
O B J E CT MODULE  P LA CE D  I N  I N I T  8 6 . 0B J  
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I * : : : : : : : : : : : : : : : : : : : : : : : : : : : : : : : : :  : :  : : : : : 
I N I T I AL I Z I NG T H E  8 6 / 0 5  BOARD 
T H I S  ROUT I N E I NI T I AL I Z E S  TWO 
O F  T H E  COMPONENTS ON T H E  8 6/ 0 5  
BOARD : 
1 .  TH E T I ME R  WH I CH CONTROLS THE  
S AM P L I NG RAT E ; AND 
2 .  T H E I NTERRUPT CONTRO LLER 
WH I CH R E S PONDS TO THE PUL S E S  
F ROM T H E  T IMER . 
: : : : : : : : : : : : : : : : : : : : : : : : : : : : : : : : : : : : : : : :  * / 
I N I T $ 8 6 : DO ; 
I N I T 8 6 : P R O C E DURE P U B L I C ;  
/ * * * * * * * * *  I N I T IALI Z E  THE  I NT E RRUPT T I MER * * * * * * * * * * * * * / 
/ * S ET T H E  COUNTER F OR MO DE THRE E O P ERAT I O N 
S ELE C T  C OUNT ER 0 :  O O XXXXXX 
R EAD/LOAD L S B F I RS T : X X 1 1 XXXX 
MO D E  3 :  XXXX X 1 1 X  
1 6  B I T  B I NARY : x x x x x x x o 
TOTAL : 0 0 1 1 0 1 1 0 
OUTPUT ( O D 6 H ) E 3 6 H ;  
* /  
/ * LOAD T H E  COUNT E R  WI TH THE  VALUE F O R  T H E  ' S AM P L I NG 
CO UNT VALUE = 1 . 2 3 E 6  / RATE I N  H Z  
= 1 . 2 3 E 6  I 3 0 0 0 H Z  
= 4 1 0  
= 1 9AH 
OUTPUT ( O D O H ) • 9 AH ;  
O U T P UT ( O D O H ) • l H ; 
$ EJ E CT 
* / 
1 1 3  





1 0  2 
1 1  1 
/ * * * * * * * * * * * * *  I N I T I AL I Z E  T H E  I NT E RRUPT CONTRO LLER * * * * * * * * 
/ *  I CW1 
D E F AU LT : 0 0 0 1 X O X X 
E DG E  T R I G G E RE D :  x x x x o x x x  
S I N G L E  P I C : X X X X X X 1 X  
I CW 4  N E E DE D : X X X X X X X 1 
TOTAL : 0 0 0 1 0 0 1 1  
O U T P U T ( O C O H ) 1 3 H ; 
I *  I CW2  
D E F AULT : x xx x x o o o  
V E CTOR TAB LE BAS E 
ADDR E S S  = 4 0 : 0 0 1 0 1 X X X  
TOTAL : 0 0 1 0 1 0 0 0  * /  
O U T P UT ( O C 2 H ) 2 8 H ; 
/ *  I CW 4  
DE FAULT : 
NO S FNM : 
B U F F E R E D  MO DE/MAS T E R : 
o o o xx x x x  
x x x o x x x x  
X X X X 1 1 X X  
X X X X X X l X  
X X X X X X X 1  
AUTO E O I : 
8 0 8 6  MO DE : 
* I  
TOTAL : 0 0 0 0 1 1 1 1  * /  
OUT P UT ( O C 2 H ) = O FH ;  
/ * MAS K  ALL I NT E RRUPTS . */ 
OUTPUT ( O C 2 H ) = O F F H ; 
E N D  I N I T 8 6 ;  
E ND ;  
P L/M- 8 6  C OMP I LE R  I N IT 5 1 9  
VAX/VMS P L/M- 8 6  V 2 . 3 VX COMP I LAT I O N  O F  MODULE I NI T 5 1 9  
O B J E CT MO D U L E  P LAC E D  I N  I N I T 5 1 9 . 0 BJ 
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I * . • • . . • . . . • • . • . • . . • . . . . . . . . . • . . • . . • . . . . . . I I I I I I I I I I I I I I I I I I I I I I I I I I I I I I I I I I I I I I I I 
I N I T I AL I Z I NG T H E  BLC- 5 1 9  
T H I S  R O UT I N E  I N I T IALI Z E S  T H E  8 2 5 5  
C H I P S O N  T H E  BLC- 5 1 9  CARD . 
; ; ; ; ; ; ; ; ; ; ; ; ; ; : ;  ; : ;  ; ; ; ; ; ; ; : ;  ; : ;  ; ; : ;  ; ; ; ; ; • ;  
I N I T $ 5 1 9 :  DO ; 
I N I T 5 1 9 : P R O C E DURE P U B L I C ;  
/ * * * * * * * * * * * * * S E T  U P  PORTS 1 ,  2 , A N D  3 FOR O U T P UT I N  MO D E  C 
OUT PUT ( 0 3 H ) = S O H ; 
/ * * * * * S E T  PORTS 4 AND 5 FOR I NPUT I N  MO DE 0 * * * * * / 
OUT PUT ( .0 7 H ) = 9 2 H ; 
E N D  I N I T 5 1 9 ;  










1 0  
1 1  
1 2  
1 3  
1 4  
1 5  
1 6  
1 7  
1 8  



















I • . . . . . . . . . . . .  · - · . . . . . . . . . . . . . . . . . . . . . . . . . .  . I I I t  I I t  I I I I I I I I I I I I I I I I I I I I I I I I I I I I I I I I I I 
B U I LT I N  S E LF T E S T  ROUT I N E  
T H I S  ROUTI NE C H E CKS O UT THE  F I LT E R  
HAR DWAR E  T O  MAK E  S URE THAT I T  I S  
O P E RAT I NG CORRE CTLY B E FORE RUNNI NG 
T H E  PRO GRAM . 
; ; ; ; ; ; : : : ; : : ; : ; ; ; : ; : ; : : ; ; ; : ; : ; : ; : ; : : : : : ; : * I 
T E ST : DO ; 
I * LOCAL D E C LARAT I ONS * I 
D E C LARE 
Q U I T  
M 1  
c 
B Y T E , 
WOR D , 
B Y T E ; 
I * DUMMY VAR I AB L E  I N  HALT S E CT I ON * I 
I * F I LT E R  OUT PUT * I 
I * LOO P CO UNT E R  *I  
I*  E X T E RNAL P R O C E DURE S  *I  
F I LT E R : P R O C E DURE  ( X 1 )  WO RD EXTERNAL ; 
D E C LARE X 1  WO RD ; 
E ND F I LT E R ; 
B I S T : PRO C E DURE  P U B L I C ;  
I * * * * * * * *  S E N D  T H R E E  Z E RO S  TO T H E  F I LT E R  * * * * * * * * * * * / 
DO C = 0 T O  2 ;  
M l  F I LT E R ( O ) ;  
E N D ; 
1 * * * * * * *  C H E C K  T O  S E E  I F  TH E F I LT E R  OUTPUT I S  Z E R O  * * * * * I 
I F  M l  = 0 
1 *  I F  I T  I S , CONT I NU E  NORMAL OP E RAT I ONS * / 
TH E N  
R E T UR N ; 
I * I F  NOT , HALT T H E  S Y S T E M  * / 
E L S E  
DO ; 
Q U I T  = O F FH ; 
DO WH I LE Q U I T  = O F F H : 
QUI T  = Q U I T ; 
E N D ; 
E N D ; 
E N D  B I S T ; 
E ND ;  
1 1 5  
1 1 6  
P L/M- 8 6  C OM P I LE R  I NT S E T  
VAX/VMS P L/M- 8 6  V 2 . 3 VX COMP I LAT I O N  O F  MODULE I NT S E T  
O B J E CT MO DULE P LACE D  I N  I NT V E CTOR S E T . O B J  














1 0  2 
1 1  2 
1 2  2 
1 3  2 
1 4  2 
1 5  2 
1 6  2 
1 7  1 
I • . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . I I I I I I I I I #  I I I I I I I I I I I I I I I I I I I I I I I I I I I I I I I I I I 
S ETT I NG T H E  I NT E RRUPT VE CTORS 
T H I S  R O UT I N E  CREAT E S  T H E  I NT ERRUPT 
V E CTOR TAB L E  U S E D  B Y  THE PROGRAM . 
; ; ; : ;  ; ; i : ; ; ; ; ; ; ; ; ; ; ; ; ; ; ; ; ; ; ; : ; : ; ; ; ; ; ; ; ; ;  i ; : ;  • ;  
I NT $ S E T : DO ; 
/ *  E X T E RNAL P R O C E DURES  * /  
S TART $ F I LT E R : PRO C E DURE I NT E RRUPT 4 0  EXTERNAL ; 
E N D  S TART $ F I LT E R ; 
F I LT E R $ C O N T RO L :  P R O C E DURE I NT E RRUPT 4 2  EXT ERNAL ; 
E N D  F I LT E R $ C O NTRO L ;  
E X C E PT I O N $ HAN D L E R : P RO C E DURE I NT E RRUPT 0 E XT E RNAL ; 
E N D  E X C E P T I O N $ HANDLE R ;  
S Y S $ I NT : P RO C E DURE P U B LI C ;  
/ * * * * * * * * * * *  U S E S ET $ I NT E RRUPT TO CREATE THE  V E CTOR TAB L E  * * ' 
CALL S E T $ I NT E RRUPT ( 0 , E X C E PT I ON $ HANDLER ) ;  
CALL S E T $ I NT E RRUPT ( l , E X C E PT I ON $ HANDLER ) ;  
CALL S ET $ I NT E RRUPT ( 3 , E X C E PT I O N $ HANDLER ) ;  
CALL S ET $ I NT E RRUPT ( 4 , E X C E P T I ON $ HANDLER ) ;  
CALL S ET $ I NT E RRUPT ( 4 0 , S TART $ F I LTER ) ;  
CALL S £T $ I NT E RRUPT ( 4 2 , F I�T E R $ CONTRO L ) ; 
/ * * * * * * *  C LE AR I N T E RRUPT MAS KS 0 AN D 2 ON THE P I C  * * * * * * * * * * ; 
OUTPUT ( O C 2 H ) = O FAH ; 
E N D  S Y S $ I NT ; 
E N D ; 
P L/M- 8 6 C O MP I LE R  CONTROL 
VAX/VMS P L/M- 8 6  V 2 . 3 VX COMP I LAT I ON OF MODULE CONTROL 
O B J E CT MODULE P LAC E D  IN C ONTRO L . OB J  
1 1 7  










1 0  
1 1  
1 2  













/ *  . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .  . I I I I I I I I I I I I I I I I I I I I I I I I I I I I I I I I I I I I I I I I I I I 
ME D I AN F I LT E R  CONTROL ROUT I NE S  
T H E  R E S PO N S I B I LI T I E S  O F  TH E ROUT I N E S  
I N  T H I S  MODULE ARE TO HANDLE DATA 
FOR T H E  F I LTER ROUT I NE AND TO ENAB L E  
T H E  F I LT ER TO RUN . 
; ; ; ; : ; : ; ; ; : : : : ; : : : : : : : : ; : : : : : : ; : ; ; ; ; : : ; : : : : * I 
CONTRO L : DO ; 
/ * LOCAL D E C LARAT I ON S  * / 
D E C LARE 
WAT C H $ DOG L I T E RALLY ' 0 3 H ' , I * CONTRO L PORT FOR 8 2 5 5  1 1  
X 
M 
WO RD , 
WORD ; 
/ * I N PUT DATA VAR I AB LE * I 
I * OUTPUT O F  THE  F I LT E R  * I 
I *  PUB L I C  D E C LARAT I O N  * I  
DE C LARE 
G O $ F LG B Y T E  P U B L I C ;  
/ * E X TE RNAL P RO C E DURE S *I 
I* F O U N D  I N  MO DULE F I LL *I 
I * I N D I C AT E S  IF T H E  F I LT E R  
F I LT E R : PRO C E DURE ( W )  WOR D  E X T E RNAL ; 
D E C LARE W WORD ; 
E N D  F I LT E R ; 
/ * FOUND I N  MO DULE S TORAG E * I 
S TO R E : PRO C E DURE ( I $WORD , O$WORD ) EXTERNAL ; 
D E C LARE I $WORD WORD ; 
D E C LARE O $ WORD WORD ; 
E N D  S TO R E ; 
/ * F O U N D  I N  MODULE I NPUT * I 
A $ T O $ D :  P R O C E DURE ( CHANN E L ) WOR D  EXTERNAL ; 
DE C LARE CHANN E L  BYTE ; 
E N D  A $ T O $ D ; 
$ EJ E CT 
P L/M- 8 6  COMP I LE R  C ONTRO L 
1 4  
1 5  
1 6  
1 7  
1 8  
1 9  
2 0  
2 1  
2 2  











F I LT E R $ CONTRO L : P R O C E DURE I NT E RRUPT 4 2  PUBLI C ;  
/ * * * * * * * * * *  S ET T H E  WATCHDOG PULS E H I GH * * * * * * * * * * */ 
O UT P UT ( WAT CH $ DOG ) = 3 ;  
/ * * * * * * S E E  I F  T H E  F I LT E R  I S  ENAB LE D * * * * * * * * * * * * * * / 
I F  G O $ F LG = O F F H  
T H E N  
/ * * * * * * * * * * *  U S E  F I LT E R  ROUT I N E  * * * * * * * * * * * * * * * * * I 
DO ; 
/ * R E AD I N  T H E  N E XT DATA VALUE FROM T H E  A/D C O NV ER T E R  * I  
X =  A $ TO $ D ( O ) ;  
I *  CALL T H E  F I LT E R  ROUT I N E  * I  
M = F I LT E R ( X ) ; 
I *  S T O R E  X AN D M I N  S O P H I A  MEMORY */ 
CALL S TORE ( X , M ) ; 
E N D ; 
/ * * * * * * * * * *  S ET T H E  WATCH DOG P UL S E  LOW * * * * * * * * * I 
O U T P UT ( WATCH $ DO G ) = 2 ;  
E N D  F I LT E R $ CONTRO L ; 
$ E J E CT 
1 1 8  
119  
P L/M- 8 6  C OMP I LE R  CONTROL 
2 4  
2 5  
2 6  
2 7  
2 8  
2 9  
3 0  
3 1  
3 2  











I * . . . . . . • . . . . . . . . . . . . . • . • . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . • . . .  I I ,  I I I I I I I I I I I I I I I I I I I I I I I I I I I I I I I I I I I I I I I I I I I I I I I I I I I I I I I 
S ET T H E  Y LAG THAT ENAB L E S  O P ERAT I ON O F  T H E  F I LT E R  
. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .  
1 1  I I I I f  1 I I I I I I I I I I I I I I I I I I I I I I I I I I I I I I I I I I I I I I I I I I I I I I I I I I I I 
START $ F I LT E R : P R O C E DURE I NT E RRUPT 4 0  P U B L I C ;  
GO $ F LG = O F F H ; 
E N D  S TART $ F I LT E R ; 
/ "'  . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .  . 
1 1 1 1  I 1 I I I I I I I I I I I I I I I I I I I I I I I I I I I I I I I I I I I I I I I t  1 1  1 1  
. . . . . . . . 
I I I I I I I I 
E X C E PT I ON HANDLER ROUT I N E  
. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .  1 I 1 I I I I I I I I I I I I I I I I I I I I I I I I I I I I I I I I I I I I I I I I I I I I I I 1 1 I I 1 1 1 1  1 1  1 
E X C E P T I O N $ HAN D L E R : P R O C E DURE I NT E RRUPT 0 P U B L I C ;  
D E C LAR E 
F I N I S H  B Y T E ; 
/ * * * "' * * * * * * "' * * * * *  GO I NT O AN E N D LE S S  LOO P  * "' * * * * * * * * * * "' "' * * * *  
F I N I S H  = O F F H ; 
DO WH I LE F I N I S H  = O F F H ; 
E N D ; 
E N D  E X C E PT I O N $ HANDLE R ; 










1 0  2 
1 1  2 
1 2  2 
1 3  1 
I * : : : : : : : : : : ; : : : : : : : :  : ; : : ; : :  · · · · · · · · · · · · · · · · · · · : 
I r I I I I I I I I I t t  I I I I I I 
F I LT E R  CAR D I NT E RFACE 
T H I S  ROUT I N E  S E NDS DATA TO TH E F I LT E R  
C I RCU I T , S EN D S  A N  ENABLE PULS E , AN D 
R EADS T H E  OUTPUT . 
. . . . . . . . . . . . . . . . . . . . . . . . , , , , , , , , , , I , ,  , , I , , ,  I ,  I ,  I I : ; ; ; ; ; ; ; ; ; ; ; : ; ; ; : ; : : ; * I 
F I LL :  DO ; 
I * LOCAL D E C LARAT I ON S  * I 
D E C LARE 
DATA $ H  
DATA $ L 
OUT $ PORT $ A  
OUT $ PORT $ B  
OUT $ CONTRO L 
I N $ PORT $ A  
I N $ PO RT $ B  
WOR D , 
WOR D , 
L I T E RALLY 
L I T E RALLY 
L I T E RALLY 
L I T E RALLY 
L I T E RALLY 
1 0 0 H ' I 
I 0 1 H  I I 
I 0 3 H I I 
1 0  4 H  1 1 
I O_S H I ; 
F I LT E R : P RO C E DURE ( Q )  WOR D  PUB LI C ;  
D E C LARE 
Q WO R D ; I *  I N PUT FOR THE  F I LT E R  * I  
I * * * * * * * * * * S E N D  T H E  DATA T O  T H E  F I LTER * * * * * * * * * * * / 
/ *  L E A S T  S I G N I F I CANT BYTE  * /  
OUT PUT ( OUT $ PORT $ A ) = LOW ( Q ) ; 
I *  MO S T  S I G N I F I CANT B Y TE * /  
O U T P UT ( OU T $ PORT $ B ) = H I G H ( Q ) ;  
I * * * * * * * * *  S E N D  T H E  T I MI NG PULS E * * * * * * * * * * * * * * * * * * * * / 
I *  P U LS E H I G H * /  
OUTPUT ( OUT$ CONTROL ) 0 1 ; 
/ *  PULS E LOW * I  
OUT PUT ( OUT $ CONTROL ) = 0 0 ;  
1 * * * * * *  R EAD TH E ME D I AN VALUE F ROM THE  F I LT E R  * * * * * *
/ 
I *  G E T  LOW ORDER BYTE  * I  
DATA$ L = I N PUT ( I N $ PORT $A ) ;  
I * G E T  H I GH ORDER  B Y T E  AN D MAS K OFF  T H E  U P P E R  F O UR B I T  
DATA$ H = I N P UT ( I N $ PORT $ B )  AND O FH ; 
I * * * * * * * * *  S E N D  BAC K THE  E NT I RE WORD * * � * * * * * * * * * * * * / . 
R E T URN ( S H L ( DATA $ H , 8 )  OR DATA $ L ) ; 
E N D  F I LT E R ; 
E N D ; 
1 2 0  
1 2 1  
P L/M- 8 6  C O MP I LE R  ANALOG 
VAX/VMS P L/M- 8 6  V 2 . 3 VX COMP I LAT I O N  O F  MODU LE ANALOG 
O B J E CT MOD U L E  P LA C E D  I N  ANALOG . OB J  










1 0  
1 1  
1 2  
1 3  














I * : : : : : : : : : : : : : : : : : : : : : : : : : : : : : : : : : : : : : : : : : : : : : : : : : : : : : : : : : : 
A/D I NP UT RO UT I N E  
A $ TO $ D  I S  T H E ROUT I N E  THAT READS T H E  OUT P UT O F  T H E  . 
C O NV E RT E R  O N  TH E 8 6/ 0 5 BOARD . THE  ANALOG S I G NAL I S  
C HANG E D  F RO M  +/- S V  T O  A 1 2  B I T  WORD WI TH A RANG E 0 
0 TO O F F F H  BY T H E  ADC . 
I NPUT : 
C H N L  
OUTPUT : 
T H E  NUMB ER O F  T H E  A/D CHANN E L  WH I C H I S  ' 
B E  READ . A BYT E VALUE . 
T H E  VOLTAG E O F  THE  CHAN N E L  I S  RETURN E D  AS A WOR 
VALUE . 
: : : : : : : : : : : : : : : : : : : : : : : : : : : : : : : : : : : : : : : : : : : : : : : : : : : : : : : : : : : : 
ANALOG : 
A $ TO $ D :  
DO ; 
P RO C E DURE  ( CH N L ) WORD P U B L I C ;  
D E C LARE 
CH N L  B Y T E , /* C HANN E L  NUMB E R  O F  T H E  I N P UT 
F R I T Z  WOR D , I * OUTPUT O F  THE  A/D CONV E R T E R 
S CH L I T Z  WOR D ;  I * LOWER BYTE S 1 0RAG E * I  
/ *  T E L L  T H E  A/D CONVE RTE R  WH I CH C H ANNE L I S  TO B E  RE .  
OUTPUT ( O A O H ) = CH N L ;  
/ *  WAI T  UNT I L T H E  CONVE RS I ON PROC E S S  I S  D O N E  * /  
D .O  WH I LE ( I N P UT ( O A2 H ) AND 1 )  = 1 ;  
E N D ; 
/ *  LOAD F R I T Z  WITH  T H E  OUTPUT O F  TH E CONVERT E R  * /  
S CH L I T Z  • I NPUT ( O A 2 H ) ;  
F R I T Z  = I NP UT ( O A O H ) ;  
F R I T Z = S H L ( F R I T Z , 8 ) ; 
F R I T Z  c F R I T Z  OR S C H L I T Z ; 
/ *  S H I FT OUT T H E  S TATUS B I T S  * /  
F R I T Z = S H R ( F R I T Z , 4 ) ;  
/ *  CONVE RT TO A REAL VALUE * /  
R ETURN F R I T Z ; 
E N D  A $ T O $ D ;  
E N D ;  
1 2 2  
P L/M- 8 6  C OMP I LE R  S TORE  
VAX/VMS P L/M- 8 6  V 2 . 3 VX COMP I LAT I O N  OF MO DULE S TORE 
O B J E CT MO DUL E  P LA CE D  IN S TO R E . O BJ 




S TO R E : DO ; 
/ * : : : : : : : : : : : : : : : : : : : : : : : : : : : : : : : : : : : : : : : : : : : : : : : : : : : : : : : : : : 
DATA S TORAG E AND D I S PLAY 
S COTT PLAD S E N  
T H I S  MODULE I S  U S E D  TO MANI PULAT E T H E  DATA T H A T  I S  
G E N E �A T E D  BY  TH E PRO C E S S OR . I T  TAK E S  T H E  DATA 
AND S T O R E S  IT IN SOPH I A  MEMORY IN A F ORMAT THAT CAN 
B E  T RANS F E RRE D TO THE  VAX S Y S T EM . 
: : : : : : : : : : : : : : : : : : : : : : : : : : : : : : : : : : : : : : : : : : : : : : : : : : : : : : : : : : : : 
/ * VAR I A B L E S  U S E D  BY T H I S MODULE * /  
D E CLARE  
DATA0 $ PT R  P O I NT E R , 
DATA 1 $ PTR PO I NTER , 
DT O BAS E D  DATAO $ PTR DWORD , 
DT l BAS E D  DATA1 $ PTR DWORD , 
FMT O BAS E D  DATA0 $ PTR WOR D , 
F MT l BAS E D  DATA 1 $ PTR WOR D , 
S I Z E O  BAS E D  DATA0 $ PTR WOR D , 
S I Z E l  BAS E D  DATA1 $ PT R  WORD , 
DATA O  BAS E D  DATA 0 $ PTR WORD , 
DATAl BAS E D  DATA1 $ PTR WOR D , 
I WOR D ; I * ADDR E S S  I N DE X E R  * I 
/ *  E X T E RNAL VAR I ABLE * / 
D E C LARE 
G O $ F LG BYTE EXTE RNAL ; / *  ENAB L E S  DATA ACQU I  
$ E J E CT 







1 0  3 
1 1  3 
1 2  3 
1 3  3 
1 4  3 
1 5  3 
1 6  3 
1 7  3 
1 8  3 
1 9  3 
2 0  3 , 
2 1  3 
2 2  2 
H EA D E R S : PRO C E DURE PUBLI C ;  
1 * * * * * * * * * * * *  WRI T E  H EADERS * * * * * * * * * * * * * * * * * I 
I * WR I T E  VAR IABLE NAMES * I 
DO ; 
DATA 0 $ PTR = B U I LD $ PTR ( 8 0 0 0 H , O ) ; 
DATA 1 $ PTR BUI LD$ PTR ( 8 0 0 0 H , 2 0 0 0 H ) ;  
DT O ' X  
DT l = ' M  
DATA0 $ PTR 
DATA 1 $ PTR 
DT O 
DT l 
, . , 
, ; 
BUI LD$ PTR ( 8 0 0 0 H , 4 ) ;  
B U I LD$ PTR ( 8 0 0 0 H , 2 0 0 4 H ) ;  · 
, . , 
, . 
I 
/ *  WR I T E  T H E  FORMAT : O F F H  = REAL ; O O O H  = WORD * /  
DATA0 $ PTR 
DATA 1 $ PTR 
BUI LD$ PTR ( 8 0 0 0 H , 8 ) ; 
BUI LD$ PTR ( 8 0 0 0 H , 2 0 0 8 H ) ;  
FMT O , FMTl = O O O H ; 
/ * - WR I T E  TH E S I Z E O F  THE F I LE * /  
DATAO $ PTR 
DATA1 $ PTR 
BUI LD$ PTR ( 8 0 0 0 H , O AH ) ; 
B U I LD $ PTR ( 8 0 0 0 H , 2 0 0 AH ) ;  
S I Z E O , S I Z E l  = 4 0 9 0 ; . 
I *  S E T TH E I N I T I AL VALU E O F  T H E  COUNT E R  * /  
I = 0 ;  
E N D ; 
E N D  H EA D E R S ; 
$ E J E CT 
1 2 3  
P LIM- 8 6  COMP I LE R  S TO R E  
2 3  
2 4  
2 5  
2 6  
2 7  
2 8  
2 9  
3 0  
3 1  
3 2  












S T O R E : P RO C E DURE ( X 3 , M 3 ) PUBL I C ;  
D E C LARE ( X 3 , M 3 ) WORD ; 
I * * * * * * * * * *  WR I T E  TH E DATA * * * * * * * * * * * * * * * * * * * * * * * * * I 
E ND S T O R E ; 
E ND ; 
DATAO $ PTR 
DATA 1 $ PTR 
BU I LD $ PTR ( 8 0 0 0 H , O C H  + 2 * I ) ;  
B U I L O $ PTR ( 8 0 0 0 H , 2 0 0 C H  + 2 * I ) ;  
I *  I NP UT TO T H E  F I LTER *I 
DATAO a X 3 ; 
I * OUTPUT O F  T H E  F I LTER * I 
DATAl  = M 3 ; 
I * I NCREMENT COUNT ER * I 
I = I + 1 ;  
I * C H E C K  F O R  T H E  E ND O F  DATA S TO RAG E * I  
I F  I = 4 0 9 0  
I * D I S AB L E  F LAG *I 
THE N  
G O $ F LG 0 ;  
124 
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